Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies

Mitigation of Soft Errors on 65NM Combinational Logic Gates via Buffer Gate

“…For a balanced gate V0 ~ ½ ܸ݀݀. Parameter ݇[ܸ ିଵ ] is a measure of the function slope at ܸ݅݊ = ‫ܸ‬ results in a large change of ‫ݐݑܸ‬ toward ܸ݀݀ or ‫.ܦܰܩ‬The values of both ܸ0 and ݇ parameters are obtained by fitting the simulated data to (1).These parameters also contain the dependence of the function with the gate fan-out, as they depend on the gate delay. Dependence of ‫ݐݑܸ‬ with the pulse width is described through parameters ܸ0.and ݇.…”

“…This is caused by the strike of an ionizing particle that deposits an amount of charge at the node parasitic capacitance [1]. Such perturbation can propagate within the combinational block and eventually reach a memory element that might erroneously change its stored value because of soft error.Soft error is extensively studied and propagation within given circuits are understood.…”

Reliability evaluation of logic circuits based on transient faults propagation metrics

“…As technology feature size shrinks, increased frequency and reduced supply voltage result in more transient faults being propagated to latches or primary outputs of circuits and creates more failures than before [2,3]. Therefore, reliability evaluation approaches and soft error rate (SER) analysis of logic circuits are needed to meet the increasing demand on reliable design [4,5].…”

Construction of Soft-Error-Tolerant FF with Wide Error Pulse Detecting Capability

“…In recent VLSI, such error pulses with wide width sometimes occur due to several reasons such as powersupply noise as analyzed in [19] and experimentally shown in [20], and thus they are not negligible. Therefore, it is necessary to detect or correct such error pulses occurring in a system.…”