2021
DOI: 10.1109/ted.2021.3074126
|View full text |Cite
|
Sign up to set email alerts
|

Characteristics of Stacked Gate-All-Around Si Nanosheet MOSFETs With Metal Sidewall Source/Drain and Their Impacts on CMOS Circuit Properties

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
7
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
9

Relationship

2
7

Authors

Journals

citations
Cited by 36 publications
(13 citation statements)
references
References 14 publications
0
7
0
Order By: Relevance
“…The calibrated silicon (Si) nanosheet device is with the gate length of 12 nm, the nanosheet thickness of 5 nm, the nanosheet width of 25 nm, the effective oxide thickness of 0.66 nm, the spacing between the channels of 10 nm, and both S and D extensions of 5 nm. The workfunction of titanium nitride (TiN), the interface trap density and the lattice temperature are tuned [ 26 ] to align the measurement.
Fig.
…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The calibrated silicon (Si) nanosheet device is with the gate length of 12 nm, the nanosheet thickness of 5 nm, the nanosheet width of 25 nm, the effective oxide thickness of 0.66 nm, the spacing between the channels of 10 nm, and both S and D extensions of 5 nm. The workfunction of titanium nitride (TiN), the interface trap density and the lattice temperature are tuned [ 26 ] to align the measurement.
Fig.
…”
Section: Methodsmentioning
confidence: 99%
“…Figure 2 d, e shows cross sections of the 3D structure along different directions. In order to reduce the source/drain (S/D) resistance, the metal sidewall [ 26 ] is employed to increase I on , as shown in Fig. 2 e. The inter layer dielectric (ILD) is SiO 2 and the metal gate is TiN in Fig.…”
Section: Methodsmentioning
confidence: 99%
“…Although some literatures shows studies on NS-FET, [10][11][12] the qualitative analysis of geometry variation of NS W and NS H towards analog and mixed-mode circuit performance still need relavent discussion. Moreover, the dependency of NS W and NS H on DC, analog and RF metrics is also performed.…”
mentioning
confidence: 99%
“…These trends follow up the path towards the law stated by Moore. 1,2 According to Moore's law, the number of transistors on a chip has to be twice for every one and a half year. 3 Abiding by this law miniaturization of the transistor can be done, providing enhanced performance, high throughput, reduced energy consumption, and remarkable speed.…”
mentioning
confidence: 99%