2009
DOI: 10.1149/1.3203972
|View full text |Cite
|
Sign up to set email alerts
|

Challenges and Progress in Germanium-on-Insulator Materials and Device Development towards ULSI Integration

Abstract: The recent progress in the fabrication of GeOI substrates and devices is reviewed. Improvements have been made in threading dislocation density, Ge-buried oxide interface passivation, device performance. The potential of various co-integration schemes (lateral and vertical) has been illustrated as alternatives to the fabrication of n-type germanium channel devices. GeOI is also shown to be a versatile platform for the monolithic integration of Si and III-V devices and tunneling field effect transistors.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
4
0

Year Published

2010
2010
2020
2020

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 10 publications
0
4
0
Order By: Relevance
“…For this work, we used high crystalline quality 200-mm optical Ge-on-Insulator (GeOI) wafers fabricated by Smart-Cut TM technology [31][32][33][34] in order to shift the mechanical failure of microbridges to higher strain. 20,31 Fig.…”
Section: Strain Induction Using Microbridge Devicesmentioning
confidence: 99%
“…For this work, we used high crystalline quality 200-mm optical Ge-on-Insulator (GeOI) wafers fabricated by Smart-Cut TM technology [31][32][33][34] in order to shift the mechanical failure of microbridges to higher strain. 20,31 Fig.…”
Section: Strain Induction Using Microbridge Devicesmentioning
confidence: 99%
“…We used the SmartCut TM process [12] to transfer the 65 nm Ge layer (capped by 2 nm of Si), compressively strained thanks to an epitaxy on a Si 0.15 Ge 0.85 VS, on top of an oxidized Si substrate. Thereafter, we were left with the following stack (from top to bottom): 40 nm of c-Ge/2 nm thick Si layer/ 140 nm thick buried SiO 2 layer/Si substrate.…”
Section: Structural Propertiesmentioning
confidence: 99%
“…In both cases, the current I OFF is quite important due to bulk leakage. The top part of thick Ge layers on Si can also be peeled off from their hosts and bonded onto oxidized Si substrates (via the SmartCut TM process), resulting in germanium-oninsulator (GeOI) substrates [12] without bulk leakage anymore [3][4][5]. The electrical defects at the Ge/buried oxide (BOX) interface (which degrade the minority carrier lifetime and create a parasitic channel for the holes) can be suppressed by Si passivation of the Ge surface prior to bonding [5].…”
Section: Introductionmentioning
confidence: 99%
“…3,5 High hole mobilities can be achieved in devices built on thin SiGe layers on top of biaxially strained, on relaxed/strained SGOI with a high Ge fraction or even better strained /unstrained GOI substrates. 6,7 In general, strain in individual layers is generated by growth on the appropriate Si 1−x Ge x buffer layers. The amount of strain is determined by the lattice constant of the buffer layer, which depends on the Ge content.…”
mentioning
confidence: 99%