CERN-IPMC Solution for AdvancedTCA Blades

Méndez, Julián; Vasey, F.; Mico, S.; Joos, M.; Bobillier, V.; Haas, S.

doi:10.22323/1.313.0053

Cited by 15 publications

(12 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In order to enhance the maintainability and upgradability of the ACBB during the entire HL-LHC lifetime, the functionalities of the ACBB are implemented into three mezzanine boards: The CERN IMPC [9] implements the IPMI (I for Interface) functionalities required for controlling and monitoring the cooling and power system of the ACBB.…”

Section: B Off-detector Electronicsmentioning

confidence: 99%

Design of the Compact Processing Module for the ATLAS Tile Calorimeter

Carrió

2021

IEEE Trans. Nucl. Sci.

View full text Add to dashboard Cite

The LHC will undergo a major upgrade starting in 2025 towards the High Luminosity LHC (HL-LHC) to increase the instantaneous luminosity by a factor of 5 to 7 compared to the nominal value.The Phase-II Upgrade (2025-2027) will require the trigger and readout electronics of the ATLAS experiment to operate with the stringent conditions imposed by the HL-LHC. During this upgrade, both on-and off-detector readout electronics of TileCal will be completely replaced with a new data acquisition which will provide full-granularity information to the ATLAS trigger system.The Compact Processing Modules are responsible for the LHC bunch-crossing clock distribution towards the detector, configuration of the on-detector electronics, data acquisition, cell energy reconstruction, and data transmission to the TDAQ interface (TDAQi).The CPM has been designed as an AMC form-factor board equipped with 8 Samtec FireFly modules for communication with the detector, a Xilinx Kintex UltraScale FPGA for data acquisition and processing, a Xilinx Artix 7 FPGA for slow control and monitoring, and other subsystems to generate highquality clocks for the FPGAs and communications.The high-speed communication with the on-detector electronics is implemented via 32 GigaBit Transceiver links receiving detector data at 9.6 Gbps and transmitting commands and the LHC clock at 4.8 Gbps, while the reconstructed cell energies are transmitted to TDAQi via 4 FULL-mode links. Triggered data is transmitted through a FULL-mode link to the ATLAS TDAQ system via the FELIX network.This paper introduces the design of the Compact Processing Modules for the ATLAS Tile Calorimeter Phase-II Upgrade and the results and experiences with the first prototypes.

show abstract

Section: B Off-detector Electronicsmentioning

confidence: 99%

Design of the Compact Processing Module for the ATLAS Tile Calorimeter

Carrió

2021

IEEE Trans. Nucl. Sci.

View full text Add to dashboard Cite

show abstract

“…The Serenity [6] board uses a commercial COM-Express Type-10 module with an Intel Atom CPU running CentOS Linux, assisted by a small Artix7 FPGA for low-level control (e.g., I 2 C, JTAG). The COM-Express communicates to the main FPGAs via PCIe Gen2 protocol and uses the CERN-IPMC [7] for shelf management tasks running the Pigeon Point commercial software [8]. It has two processing sites where different FPGAs can be mounted using a Samtec Z-Ray interposer interconnect.…”

Section: Hardware Developing Platformsmentioning

confidence: 99%

A novel centralized slow control and board management solution for ATCA blades based on the Zynq Ultrascale+ System-on-Chip

et al. 2020

View full text Add to dashboard Cite

Data acquisition systems (DAQ) for high energy physics experiments utilize complex FPGAs to handle unprecedented high data rates, especially in the first stages of the data processing chain. The complexity of developing and commissioning these systems increases as additional local processing intelligence is placed closer to the detector directly on the ATCA blades. On the other hand, sophisticated slow control is as well desired. In this contribution, we introduce a novel solution for ATCA based systems, which combines the IPMI, a Linux based slow-control software, and an FPGA for custom slow-control tasks in one single Zynq Ultrascale+ (ZUS+) System-on-Chip (SoC) module.

show abstract

“…For the Apollo demonstrator we use the CERN IPMC [3], which is based on a hardware and software core provided by Pigeon Point. The essential functions of the IPMC are: (1) to read a set of critical parameters (temperature, current, voltage) from on-board sensors and deliver them to the ATCA shelf manager and (2) to manage power-up and power-down of the blade.…”

Section: Ipmcmentioning

confidence: 99%