2022
DOI: 10.1631/fitee.2100255
|View full text |Cite
|
Sign up to set email alerts
|

Cellular automata based multi-bit stuck-at fault diagnosis for resistive memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 17 publications
0
1
0
Order By: Relevance
“…The dynamic fault tree analysis model introduces a dynamic logic gate to represent the time correlation between events, by calculating dynamic probability importance, critical fault events and the fault propagation chain can be obtained [19,20]. By introducing the time dimension, dynamic Bayesian network can establish the importance model of complex system components according to the conditional probability of components at the initial time and the state transition probability between adjacent time slices [21].…”
Section: Introductionmentioning
confidence: 99%
“…The dynamic fault tree analysis model introduces a dynamic logic gate to represent the time correlation between events, by calculating dynamic probability importance, critical fault events and the fault propagation chain can be obtained [19,20]. By introducing the time dimension, dynamic Bayesian network can establish the importance model of complex system components according to the conditional probability of components at the initial time and the state transition probability between adjacent time slices [21].…”
Section: Introductionmentioning
confidence: 99%