2020 IEEE 17th India Council International Conference (INDICON) 2020
DOI: 10.1109/indicon49873.2020.9342097
|View full text |Cite
|
Sign up to set email alerts
|

Cell Optimization and Realization of MGDI and QCA based Combinational Logic Circuits for Nanotechnology Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
2
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 19 publications
0
1
0
Order By: Relevance
“…TABLE 1 Various logic functions for different input combinations of GDI cell (Abiri et al, 2019). In Tripathi et al (2020), following the approach in Gupta and Wairya (2016), the design of basic circuits, adders, and comparators in QCA technology is discussed. An XOR gate with 11 cells, a 2-phase delay, an area of 0.012 Îźm 2 , and a MUX gate with 19 cells and an area of 0.02 Îźm 2 are designed.…”
Section: Figurementioning
confidence: 99%
“…TABLE 1 Various logic functions for different input combinations of GDI cell (Abiri et al, 2019). In Tripathi et al (2020), following the approach in Gupta and Wairya (2016), the design of basic circuits, adders, and comparators in QCA technology is discussed. An XOR gate with 11 cells, a 2-phase delay, an area of 0.012 Îźm 2 , and a MUX gate with 19 cells and an area of 0.02 Îźm 2 are designed.…”
Section: Figurementioning
confidence: 99%
“…In [23], according to the suggested approach in [24], the design of several basic circuits, adders, and comparators has been implemented in QCA technology. In this reference, an XOR gate with 11 cells in two clock phases and an area of 0.012 um2 and a MUX gate with 19 cells and an area of 0.02 um2 are designed.…”
Section: If 𝐸 𝑎𝑏mentioning
confidence: 99%