2015
DOI: 10.1039/c4tc01901f
|View full text |Cite
|
Sign up to set email alerts
|

CdSe/ZnS core–shell quantum dots charge trapping layer for flexible photonic memory

Abstract: 5Light-responsive memory in which the writing, reading and erasing processes are sensitive to light signal has its own niche for the civilian and military application. However, control of memory property with ultraviolet (UV) is difficult since the common charge trapping layer of flash memory is insensitive to UV light signal. Here, we reported a novel design of UV-manipulated photonic nonvolatile memory based on spin-coated close-packed CdSe/ZnS quantum dots (QDs) monolayer. Our devices display remarkable UVi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
51
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
10

Relationship

2
8

Authors

Journals

citations
Cited by 45 publications
(51 citation statements)
references
References 46 publications
0
51
0
Order By: Relevance
“…When an external bias is applied at the gate electrode, the charges can be trapped and an additional electric field is built to modulate the charge distribution, thus leading to the shift of transfer curve. When a reverse bias is applied at the gate electrode or a beam of light is illuminated on the device, the trapped charge carriers are released . This effect could make the device realize the storage function.…”
Section: Introductionmentioning
confidence: 99%
“…When an external bias is applied at the gate electrode, the charges can be trapped and an additional electric field is built to modulate the charge distribution, thus leading to the shift of transfer curve. When a reverse bias is applied at the gate electrode or a beam of light is illuminated on the device, the trapped charge carriers are released . This effect could make the device realize the storage function.…”
Section: Introductionmentioning
confidence: 99%
“…In that case, the light can be regarded as the fourth terminal compared with the conventional FET devices with source, drain and gate electrodes 29 30 31 . Furthermore, multi-level memory could be attained in photo-reactive memory by a combination of bias voltage and photo-irradiation 10 32 33 . Up to now, several sorts of memory devices containing photo-reactive component, either the semiconductor and dielectric, or the modification layer, have been fabricated and the performance has been improved with the assistance of light 28 34 .…”
mentioning
confidence: 99%
“…With the P OPT increasing from 0 to 545.46 μW/cm 2 at V DD = 8.0 V, the VTC of the inverter shifts to negative input voltage (V IN ), the V TH of the inverter shifts from 3.78 to 2.86 V, and the voltage gain (|dV OUT /dV IN |) decreases from 144.73 to 49.73. In addition, in comparison to that the reported complementary photosensitive inverters with other active materials show the maximum voltage gain rate change of 108% [23]- [26], the inverter in this work shows an extremely high rate change of 194%. The high voltage gain rate change is mainly attributed to that both the p-type SnO and n-type IGZO phototransistors are with high photoresponsivities.…”
Section: Resultsmentioning
confidence: 49%