CDMA bus-based on-chip interconnect infrastructure

Nikolic, Tatjana R.; Stojcev, Mile K.; Djordjević, Goran T.

doi:10.1016/j.microrel.2009.02.002

Cited by 15 publications

(7 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Kim et al [9] advanced the source synchronous CDMA interconnect (SSCDMA-I) thereby reducing the system overhead compared to TDMA bus. Nikolic et al [10] presented two types of bus wrappers i.e. master wrapper along with arbiter module and slave wrapper with peripheral modules for CDMA based shared bus architecture.…”

Section: Related Workmentioning

confidence: 99%

“…Two different types of overloaded CDMA interconnect (OCI) have been suggested i.e. TDMA-Overloaded CDMA Interconnect (T-OCI) and Parallel-Overloaded CDMA Interconnect (P-OCI) is compared with bus wrappers [10] and parallel implementation CDMA [11]. By combining P-OCI and T-OCI, the speed of CDMA crossbar is improved whereas the overall system gets complicated in terms of area utilization.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

Parallel overloaded CDMA crossbar for network on chip

Dananjayan

2019

FACTA U EE

View full text Add to dashboard Cite

For high performance of Network on Chip (NoC), Code Division Multiple Access (CDMA) technique is used recently due to its fixed communication delay, reduced area utilisation and low power consumption. The CDMA system uses Walsh based spreading code which improves the bandwidth efficiency. On the contrary, it is not effective when the number of nodes present in the system increases. Overloaded CDMA (OCDMA) is presented for such large network systems. In this paper, OCDMA crossbar is modified and advanced with parallel encoding and decoding operation using orthogonal gold codes for improving the speed of crossbar thereby obtaining high performance in NoC switch. A modified crossbar consisting of extra processing elements is used to enhance the performance of NoC based System on Chip (SoC) system. This work is simulated on Xilinx tool and implemented in Vertex-6 (XC6VLX760) Field Programmable Gate Array (FPGA) device. The proposed work is implemented for four ports, eight ports and sixteen ports with deterministic X-Y routing algorithm in 3 3 NoC design with mesh topology. This NoC switch shows 9.79% improvement in delay and shows 20.76% improvement in power consumption when compared to the existing CDMA NoCs for 8 bit data packet.switch has five input port, five output port (four directional and one local) and crossbar with control module (arbiter). The four bi-directional ports are connected with neighboring switches for transfer of data between the source and destination [4]. The local port is used as a processing element (PE) and is responsible for communication between the port and crossbar.This paper proposes a new method for NoC with fixed latency, reduced system cost and power consumption. Recently, CDMA is used to transfer data between the input and output in NoC switch [5]. Fig.1 depicts the structure of CDMA NoC switch. NoC switch has neither solid design nor standard protocol and hence can be designed flexibly to meet the user requirements. The proposed method is implemented for NoC switch using a CDMA crossbar with 2-D mesh topology and 3 3 NoC designed with deterministic X-Y routing algorithm. The routing of data initially searches along the X-direction of destination router and proceeds to the Y-direction. Depending on the destination availability, the distance between the source and destination switch is calculated and transferred to the neighboring switches. Since each port has FIFO buffer, store and forward packet switching [6] is used for the proposed work. The crossbar is the key module for NoC switch as it affects the switch performance and provides multiple access for the data packets. The primary multiple access technique, Time Division Multiple Access (TDMA) is simple but not efficient for CMP. In TDMA only one port sends the data packet simultaneously leaving the other ports to wait until it releases the physical link, thereby increasing the packet latency. Space Division Multiple Access (SDMA) a dedicated path is created between the ports. CDMA is another traditional multiple access techniq...

show abstract

Section: Related Workmentioning

confidence: 99%

Section: Related Workmentioning

confidence: 99%

Parallel overloaded CDMA crossbar for network on chip

Dananjayan

2019

FACTA U EE

View full text Add to dashboard Cite

show abstract

“…Tatjana Nikolic, Mile Stojcev and Goran Djordjevic proposes a Code Division Multiple Access related bus structure in [3] for the reduction of the parallel data transfer lines to TDMA based buses. Combination of Code Division Multiple Access and Time Division Multiple Access in the CT bus communicates the data over the time domain as well as the code domain.…”

Section: Literature Reviewmentioning

confidence: 99%

High Performance Advanced P-OCI Crossbar with PaCC Codec

Thomas¹

2018

IJRASET

View full text Add to dashboard Cite

On-chip communications profoundly impact the overall area, performance and power consumption of modern System on Chips. Developing an efficient high performance on chip interconnects has been of paramount importance for the parallel and high performance computing technologies. Network on Chips are the most scalable interconnection paradigm that is capable of addressing various application needs and meet different performance requirements. Overloaded CDMA is a well known medium access technique deployed in wireless communication to increase the interconnect capacity. The Walsh spreading codes enables adding more number of non orthogonal spreading codes to increase the interconnect capacity. In this paper, a hybrid encoder used in the crossbar can develop both the orthogonal and nonorthogonal spreading. I. INTRODUCTIONSystem on Chip integrates several intellectual property (IP) blocks into a single chip. All of these IPs need to communicate in the Gbps range. So the on-chip communication requirements for these systems are very demanding. The IP blocks must comprise an interconnection architecture and several interfaces to connect the peripheral devices. The interconnection architecture includes many physical interfaces and communication mechanisms. On-chip data transfer affects the area, performance and the power utilization of the System on Chips. Developing an suitable high performance on-chip interconnect architecture has been of supreme significance while considering the high speed computing technologies. Network on Chips provide a way to prevail over the restrictions inherent in regular bus based interconnection schemes and offers several benefits like high throughput, lower energy dissipation, flexible scalability and design reusability. In the case of Network on Chips , data from the routers are considered as several packets and on -chip processing elements are examined as network nodes which are interconnected via routers and switches. A crossbar is one of the most important component of the NoC physical layer. It is a shared communication medium which helps in the exchange of packets. Time Division Multiple Access (TDMA), Space Division Multiple Access (SDMA) and Code Division Multiple Access (CDMA) are the foremost resource allocating techniques utilized by the existing network on-chip crossbars. In the case of CDMA communication each transmitreceive pairs is assigned a distinctive bipolar spreading code. In the communication channel all the data from the transmitters are added. The ordinary CDMA systems use Walsh -Hadamard codes to facilitate the sharing of medium [9]. The spreading codes that used in normal CDMA communication systems are mostly orthogonal and it allows the CDMA receiver to accurately decode the sum from the channel. Multiple Access Interference (MAI) may occur if any additional codes were added. The supreme number of users in the CDMA based communication system may limited because of the Multiple Access Interference problem. Overloaded CDMA can be used to intensify the numbe...

show abstract

“…Code division multiple access technique (CDMA) has been proposed as a new connection mechanism for generations of embedded systems (ESs) recently. Compared to a conventional Time division multiple access (TDMA) based bus, a CDMA based bus has better features concerning channel's isolation and channel's continuity in time domain since channels are divided by the spreading codes [11]. CDMA technology works based on code-word orthogonality.…”

Section: Code Division Multiple Acceess Algorithmmentioning

confidence: 99%

A Novel Architecture for Adaptive Traffic Control in Network on Chip using Code Division Multiple Access Technique

Dehghani¹,

Darooei²

2016

IJCNIS

View full text Add to dashboard Cite

Network on chip has emerged as a long-term and effective method in Multiprocessor System-on-Chip communications in order to overcome the bottleneck in bus based communication architectures. Efficiency and performance of network on chip is so dependent on the architecture and structure of the network. In this paper a new structure and architecture for adaptive traffic control in network on chip using Code Division Multiple Access technique is presented. To solve the problem of synchronous access to bus based interconnection the code division multiple access technique was applied. In the presented structure that is based upon mesh topology and simple routing method we attempted to increase the exchanged data bandwidth rate among different cores. Also an attempt has been made to increase the performance by isolating the target address transfer path from data transfer path. The main goal of this paper is presenting a new structure to improve energy consumption, area and maximum frequency in network on chip systems using information coding and decoding techniques. The presented structure is simulated using Xilinx ISE software and the results show effectiveness of this architecture.

show abstract

CDMA bus-based on-chip interconnect infrastructure

Cited by 15 publications

References 22 publications

Parallel overloaded CDMA crossbar for network on chip

Parallel overloaded CDMA crossbar for network on chip

High Performance Advanced P-OCI Crossbar with PaCC Codec

A Novel Architecture for Adaptive Traffic Control in Network on Chip using Code Division Multiple Access Technique

Contact Info

Product

Resources

About