Carrier Based Single-State PWM Technique for Minimizing Vector Errors in Multilevel Inverters

Nho, Nguyen Van; Quach, Thanh-Hai; Lee, Hong‐Hee

doi:10.6113/jpe.2010.10.4.357

Cited by 4 publications

(2 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Offset adjustments can generate different PWM modes [1], [3], [26]- [31]. Proper selection of offset voltage can reduce switching amount and the harmonic distortion factor in different PWM techniques [4], [24], and its regulation with load currents may minimize switching losses [25]. Therefore, offset voltage is practically indispensable and is an important variable in the control model of a multilevel voltage-source inverter.…”

Section: Introductionmentioning

confidence: 99%

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

Nguyen¹,

Nguyen²,

Lee³

2015

Journal of Power Electronics

Self Cite

View full text Add to dashboard Cite

This paper presents a novel switching voltage model and an offset-based pulse width modulation (PWM) scheme for multilevel inverters with unbalanced DC sources. The switching voltage model under a DC voltage imbalance will be formulated in general form for multilevel neutral-point-clamped topologies. Analysis of the reference switching voltages from active and non-active switching voltage components in abc coordinates can enable voltage implementation for an unbalanced DC-source condition. Offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage-source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, and the other offset restricts its effect on the quality of PWM control in related DC levels. The PWM quality can be improved as the switching loss is reduced in a discontinuous PWM mode by setting the local offset, which is related to the load currents. The validity of the proposed algorithm is verified by experimental results.

show abstract

Section: Introductionmentioning

confidence: 99%

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

Nguyen¹,

Nguyen²,

Lee³

2015

Journal of Power Electronics

Self Cite

View full text Add to dashboard Cite

show abstract

“…Its block scheme and corresponding algorithm are shown in Figs.4 and 5. A similar PWM scheme without eliminating the common mode voltage was developed in [13].…”

mentioning

confidence: 99%

Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters

Nguyen¹,

Quach²,

Lee³

2012

Journal of Power Electronics

Self Cite

View full text Add to dashboard Cite

School of Electrical Engineering, University of Ulsan, Ulsan, KoreaIn this paper, a novel offset-based single-state pulse width modulation (PWM) method for achieving zero common-mode voltage (CMV) and reducing switching losses in multilevel inverters is presented. The specific active switching state of the zero common-mode (ZCM) voltage that approximates the reference voltage can be deduced from the switching state sequence of the reduced CMV phase disposition PWM (CMV PD PWM) method. From the reference leg voltages for the zero common-mode voltage, an N-to-2-level transformation defines a virtual two-level inverter and the corresponding nominal leg voltage references. The commutation process of the reduced CMV PD PWM method in a multilevel inverter and its outputs can be simply followed in a nominal switching time diagram for the virtual inverter. The characteristics of the reduced CMV PD PWM and the single-state PWM for zero common-mode voltage are analyzed in detail in this paper. The theoretical analysis of the proposed PWM method is verified by experimental results.

show abstract

A decoupling offset-based PWM control for a multilevel inverter under DC voltage unbalance

Nguyen

Lee

2014

2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA)

View full text Add to dashboard Cite

Carrier Based Single-State PWM Technique for Minimizing Vector Errors in Multilevel Inverters

Cited by 4 publications

References 23 publications

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters

A decoupling offset-based PWM control for a multilevel inverter under DC voltage unbalance

Contact Info

Product

Resources

About