1980
DOI: 10.1049/el:19800532
|View full text |Cite
|
Sign up to set email alerts
|

Capacitor-coupled logic using GaAs depletion-mode f.e.t.s

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1982
1982
2011
2011

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…Early logic families were based on a combination of diodes and normally ON devices (Depletion-mode FETs). Buffered FET Logic (BFL) [11], Schoktty Diodes FET Logic (SDFL) [12], and CapacitiveCoupled FET Logic (CCFL) [13] represent a few examples. These families however exhibit some drawbacks, such as large area occupation and power consumption regarding the BFL, fan-out capability regarding the SDFL, and finally low operating frequency issues regarding the CCFL.…”
Section: Potential Gaas Logic Familiesmentioning
confidence: 99%
“…Early logic families were based on a combination of diodes and normally ON devices (Depletion-mode FETs). Buffered FET Logic (BFL) [11], Schoktty Diodes FET Logic (SDFL) [12], and CapacitiveCoupled FET Logic (CCFL) [13] represent a few examples. These families however exhibit some drawbacks, such as large area occupation and power consumption regarding the BFL, fan-out capability regarding the SDFL, and finally low operating frequency issues regarding the CCFL.…”
Section: Potential Gaas Logic Familiesmentioning
confidence: 99%