2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications 2009
DOI: 10.1109/rtcsa.2009.32
|View full text |Cite
|
Sign up to set email alerts
|

Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2011
2011
2014
2014

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…Unlike hard disks, however, NAND flash memory has asymmetrical read and write costs. In NAND flash memory, servicing a write I/O request takes 3-10 times longer than servicing a read I/O request for the same I/O size as shown in Table 1 [12,13].…”
Section: B Page Replacement For Flash Memorymentioning
confidence: 99%
See 1 more Smart Citation
“…Unlike hard disks, however, NAND flash memory has asymmetrical read and write costs. In NAND flash memory, servicing a write I/O request takes 3-10 times longer than servicing a read I/O request for the same I/O size as shown in Table 1 [12,13].…”
Section: B Page Replacement For Flash Memorymentioning
confidence: 99%
“…However they do not consider the different I/O costs of read and write operations in NAND flash memory when replacing clean and dirty pages. Dirty pages need to be swapped out or flushed to NAND flash memory before their eviction, and this incurs a write I/O that is about 3-10 times slower than a read I/O [10,12,13]. Note that a dirty page is one that has been modified during its residence in the memory, while a clean page is one that has not been changed.…”
Section: Introductionmentioning
confidence: 99%