VLSI Test Principles and Architectures 2006
DOI: 10.1016/b978-012370597-6/50014-7
|View full text |Cite
|
Sign up to set email alerts
|

Boundary Scan and Core-Based Testing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2010
2010
2010
2010

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 51 publications
0
0
0
Order By: Relevance
“…[2]. The test data is shifted into the boundary-scan daisy chain from TDI pin of Chip 1 when the TAP (Test Access Port) controllers of both chips are in the Shift-DR state.…”
mentioning
confidence: 99%
“…[2]. The test data is shifted into the boundary-scan daisy chain from TDI pin of Chip 1 when the TAP (Test Access Port) controllers of both chips are in the Shift-DR state.…”
mentioning
confidence: 99%