2017
DOI: 10.1016/j.camwa.2017.01.018
|View full text |Cite
|
Sign up to set email alerts
|

Boundary element quadrature schemes for multi- and many-core architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
5
2
1

Relationship

2
6

Authors

Journals

citations
Cited by 17 publications
(9 citation statements)
references
References 16 publications
0
9
0
Order By: Relevance
“…It is worth noting that the terminology for each category of exceptions varies from system to system. Processor ISA [12,13] specifications often distinguish between asynchronous "interrupts" and synchronous "exceptions" yet which provide no umbrella term to refer to these very similar concepts. To avoid confusion, we use the word "exception" as the general term in this paper and distinguish between asynchronous exceptions (interrupts) and synchronous exceptions (traps) only when it is appropriate.…”
Section: Overview Of Exceptionsmentioning
confidence: 99%
See 1 more Smart Citation
“…It is worth noting that the terminology for each category of exceptions varies from system to system. Processor ISA [12,13] specifications often distinguish between asynchronous "interrupts" and synchronous "exceptions" yet which provide no umbrella term to refer to these very similar concepts. To avoid confusion, we use the word "exception" as the general term in this paper and distinguish between asynchronous exceptions (interrupts) and synchronous exceptions (traps) only when it is appropriate.…”
Section: Overview Of Exceptionsmentioning
confidence: 99%
“…We use (10), (11), and (12) to express the state transition process at this phase. The corresponding transition diagram is shown in Fig.…”
Section: Restoring Contextmentioning
confidence: 99%
“…Similarly, since the matrix M h is block diagonal, each process owns exactly one block of the matrix. In addition to the distributed memory parallelization by MPI, the assembly of the matrices is parallelized and vectorized in shared memory using OpenMP [5,15]. Therefore, in our numerical experiments we usually employ hybrid parallelization using one MPI process per CPU socket and an appropriate number of OpenMP threads per process.…”
Section: Distributed Memory Parallelizationmentioning
confidence: 99%
“…3 we propose a strategy to parallelize the assembly of the MTF matrix blocks and their application in an iterative solver based on the approach presented in [11][12][13] for single domain problems. Except for the distributed parallelism, the method takes full advantage of the BEM4I library [14,20,21] and its assemblers parallelized in shared memory and vectorized by OpenMP. We provide the results of numerical experiments in Sect.…”
Section: Introductionmentioning
confidence: 99%