2010 IEEE Workshop on Signal Processing Systems 2010
DOI: 10.1109/sips.2010.5624807
|View full text |Cite
|
Sign up to set email alerts
|

Block-interleaving based parallel CRC computation for multi-processor systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 8 publications
0
6
0
Order By: Relevance
“…The algorithms as mentioned above are all fine-grained parallel methods. In recent years, coarse-grained parallel CRC algorithms based on multi-processor architectures are proposed [9], [11]. These algorithms can be easily combined with fine-grained CRC algorithms to improve performance further.…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…The algorithms as mentioned above are all fine-grained parallel methods. In recent years, coarse-grained parallel CRC algorithms based on multi-processor architectures are proposed [9], [11]. These algorithms can be easily combined with fine-grained CRC algorithms to improve performance further.…”
Section: Related Workmentioning
confidence: 99%
“…Notice that, this algorithm induces folk-join overhead for every n × N bytes. In order to minimize the synchronization overhead, Cho et al [9] proposed a block-interleaving based parallel CRC algorithm. This algorithm is similar to [11], except that a propagation step, instead of the combination step mentioned in [11], is performed so that the dependency problem is resolved.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Cyclic redundancy codes (CRCs) form a powerful class of codes suited especially for the detection of burst errors in data storage and communication applications [6]. In the traditional hardware implementations, a simple shift-registerbased circuit performs the computation by handling the data one bit at a time [1].…”
Section: Introductionmentioning
confidence: 99%
“…Although some algorithms have been proposed for parallel CRC calculation they increase the length of the worst case timing path as well as the required area and power consumption [6], [8], [9], [11]. Therefore, we seek an alternative way to implement CRC hardware to speed up the CRC calculation with reasonable area.…”
Section: Introductionmentioning
confidence: 99%