Behavioral models of ASIC VLSI cells

Abstract

Verifying ASIC designs containing large VLSI cells is difficult and time consuming. Simulation models can be a bottleneck in the verification process when they are inefficient or fail to provide features that aid in circuit verification and debug. These models also must accurately represent the behavior of the physical part. This paper discusses how behavioral models providing these required features can be produced in reasonable time frames.