Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices

Manohararajah, Valavan; Borer, Terry; Brown, Stephen D.; Vranesic, Z.G.

doi:10.1007/3-540-46117-5_25

Search citation statements

Order By: Relevance

Paper Sections

Select...

Annealing Parameters1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2006

Publication Types

Select...

Other1

Relationship

Self Cite1

Independent0

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The new temperature, T new , in given by Tnew = τ . T old , where the value of τ depends on the fraction of attempted moves that were accepted (R accept ) at T old and is determined using an approach similar to [6] and [7].…”

Section: Annealing Parametersmentioning

confidence: 99%

Modular Partitioning for Incremental Compilation

Dehkordi

Brown

Borer³

2006

2006 International Conference on Field Programmable Logic and Applications

Self Cite

View full text Add to dashboard Cite

This paper presents an automated partitioning strategy to divide a design into a set of partitions based on design hierarchy information. While the primary objective is to use these partitions in an Incremental Design flow for compile time reduction, the performance of the partitioned design should not be degraded after partitioning. Experimental results using the incremental design feature of Quartus CAD tool from Altera show that our algorithm can generate partitioning solutions comparable with a set of manually partitioned real industrial circuits and results in more than 50% compile time reduction.

show abstract

Section: Annealing Parametersmentioning

confidence: 99%