Automatic Irregularity-Aware Fine-Grained Workload Partitioning on Integrated Architectures

Abstract

The integrated architecture that features both CPU and GPU on the same die is an emerging and promising architecture for fine-grained CPU-GPU collaboration. However, the integration also brings forward several programming and system optimization challenges, especially for irregular applications such as graph processing. The complex interplay between heterogeneity and irregularity leads to very low processor utilization of running irregular applications on integrated architectures. Furthermore, fine-grained co-processing on the CPU and GPU is still an open problem. Particularly, in this paper, we show that the previous workload partitioning for CPU-GPU co-processing is far from ideal in terms of resource utilization and performance. To solve this problem, we propose a system software called FinePar, which considers architectural differences of the CPU and GPU and leverages fine-grained collaboration enabled by integrated architectures. Through irregularity-aware performance modeling and online auto-tuning, FinePar partitions irregular workloads and achieves both device-level and thread-level load balance. We evaluate FinePar with eight irregular applications in graphs and sparse matrices on two integrated architectures and compare it with state-of-the-art partitioning approaches. Results show that FinePar demonstrates better resource utilization and achieves an average of 1.6X speedup over the optimal coarse-grained partitioning method.

Multivariate Adaptive Regression Splines in Standard Cell Characterization for Nanometer Technology in Semiconductor

“…Some future work that is worth investigating includes extending the aging-aware MARSPbased timing analyzer to 3D integrated circuits (IC) to study the reliability of 3D ICs which tend to have reliability challenges due to the stronger heat issues. 3D ICs requires more sophisticated thermal models [27][28][29] and more complicated power-grid analysis [30]. As mentioned earlier, the methodology in this chapter is general to support other thermal and IR-drop models…”

Thermal-Aware on-Device Inference Using Single-Layer Parallelization with Heterogeneous Processors

“…FinePar [13] considers the architectural differences of the CPU and GPU on an integrated architecture and leverages fine-grained collaboration to accelerate matrix computation. It considers the different computing characteristics of those processors and separates the computing task.…”

A Cross-Disciplinary Outlook of Directions and Challenges in Industrial Electronics

“…To address these problems, a few methods have been developed such as data reuse, efficient memory access, algorithm compression, or workload partition strategies, which are used together to improve the data throughput and power efficiency [61], [63]- [66]. However, being able to address the diverse computing requirements for AI algorithms found in 5G, network, cloud, or edge applications is not an easy task.…”