“…However the ATPGs employed at the gate level incur higher cost and design complexity. Many hierarchical test generations at the RTL have been proposed in [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16] and overcome the issues at the gate level test generation.…”