2018
DOI: 10.1016/j.vlsi.2018.04.018
|View full text |Cite
|
Sign up to set email alerts
|

Automated pre-placement phase as a part of robust analog-mixed signal physical design flow

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
0
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 26 publications
0
0
0
Order By: Relevance
“…In this case, and according to [27], the criteria is that the higher the value of the FoM, the better the performance of the OTA. As the GBW is the objective function, the small-signal FoM s [5,40,41], is evaluated by (8), and the large-signal FoM l by (9).…”
Section: Feasible Sized Solutions Provided By Pso and Molmentioning
confidence: 99%
See 1 more Smart Citation
“…In this case, and according to [27], the criteria is that the higher the value of the FoM, the better the performance of the OTA. As the GBW is the objective function, the small-signal FoM s [5,40,41], is evaluated by (8), and the large-signal FoM l by (9).…”
Section: Feasible Sized Solutions Provided By Pso and Molmentioning
confidence: 99%
“…For instance, analog IC designers can use circuit simulators like SPICE (simulation program with IC emphasis) to evaluate electrical characteristics [1,2], which can be improved when the sizes of the MOS transistors are varied, and this process can be performed within an optimization algorithm. Some examples of optimization are-maximizing slew rate in CMOS amplifiers [3], minimizing power, noise [4,5], voltage [6], layout area [7][8][9], and so on. Therefore, as one can infer, due to the many target specifications, the many design variables and constraints, and the sparse ranges of the search spaces of every performance of an IC, then analog design automation tools are required to optimize CMOS ICs.…”
Section: Introductionmentioning
confidence: 99%