Attack-Resilient Temperature Sensor Design

Kajol, Mashrafi; Yu, Qiaoyan

doi:10.1109/iscas46773.2023.10182133

Cited by 2 publications

(2 citation statements)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Different operations within finite fields, such as multiplication, addition, inversion, and squaring, can be susceptible to error detection methods. While fault detection techniques have been investigated for cryptographic systems [20]- [33] there has been relatively little research dedicated to fault detection specifically at the algorithmic level of Montgomery ladder ECSM. Dominguez-Oviedo et al [34] and [35] presented fault detection schemes at the algorithm level for Montgomery ladder and double-and-add-always scalar multiplication.…”

Section: A Related Workmentioning

confidence: 99%

Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder

Ahmadi,

Aghapour,

Kermani

et al. 2024

Preprint

View full text Add to dashboard Cite

Elliptic curve scalar multiplication (ECSM) is a fundamental element of pre-quantum public key cryptography, which is the predominant choice for public key cryptography. ECSM implementations on deeply-embedded architectures and Internet-of-nano-Things have been vulnerable to both permanent and transient errors, as well as fault attacks. Consequently, error detection is crucial. In this work, we present a novel algorithm-level error detection scheme on Montgomery ladder often used for a number of elliptic curves featuring highly efficient point arithmetic, known as Montgomery curves. Our error detection simulations achieve high error coverage on loop abort and scalar bit flipping fault model utilizing binary tree data structure. Assuming n is the size of the private key, the overhead of our error detection scheme is O(n). Finally, we conduct a benchmark of our suggested error detection scheme on both ARMv8 and FPGA platforms to illustrate the implementation and resource utilization. Deployed on Cortex-A72 processors, our proposed error detection scheme maintains a clock cycle overhead of less than 3%. Additionally, integrating our error detection approach into FPGAs, including AMD/Xilinx Zynq Ultrascale+ and Kintex Ultrascale+, results in comparable throughput and less than 1% increase in area compared to the original hardware implementation. We note that we envision using the proposed architectures in the post-quantum cryptography (PQC) based on elliptic curves.

show abstract

Section: A Related Workmentioning

confidence: 99%

Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder

Ahmadi,

Aghapour,

Kermani

et al. 2024

Preprint

View full text Add to dashboard Cite

show abstract

“…In this work, a secured design for a temperature sensor is proposed to address the security issues affecting the BTMS of EVs. The proposed architecture consists of two secure units, one unit (transducer) sensing the temperature in a wide range and detecting fault attacks [ 19 ], and another unit leveraging a statistical method to generate an anomaly detection signal. Our secure architecture can identify and isolate the compromised sensing node based on these two secure units.…”

Section: Introductionmentioning

confidence: 99%

A Circuit-Level Solution for Secure Temperature Sensor

Kajol

Monjur

2023

Sensors

Self Cite

View full text Add to dashboard Cite

Temperature sensors play an important role in modern monitoring and control applications. When more and more sensors are integrated into internet-connected systems, the integrity and security of sensors become a concern and cannot be ignored anymore. As sensors are typically low-end devices, there is no built-in defense mechanism in sensors. It is common that system-level defense provides protection against security threats on sensors. Unfortunately, high-level countermeasures do not differentiate the root of cause and treat all anomalies with system-level recovery processes, resulting in high-cost overhead on delay and power consumption. In this work, we propose a secure architecture for temperature sensors with a transducer and a signal conditioning unit. The proposed architecture estimates the sensor data with statistical analysis and generates a residual signal for anomaly detection at the signal conditioning unit. Moreover, complementary current–temperature characteristics are exploited to generate a constant current reference for attack detection at the transducer level. Anomaly detection at the signal conditioning unit and attack detection at the transducer unit make the temperature sensor attack resilient to intentional and unintentional attacks. Simulation results show that our sensor is capable of detecting an under-powering attack and analog Trojan from a significant signal vibration in the constant current reference. Furthermore, the anomaly detection unit detects anomalies at the signal conditioning level from the generated residual signal. The proposed detection system is resilient against any intentional and unintentional attacks, with a detection rate of 97.73%.

show abstract

Attack-Resilient Temperature Sensor Design

Cited by 2 publications

References 21 publications

Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder

Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder

A Circuit-Level Solution for Secure Temperature Sensor

Contact Info

Product

Resources

About