2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) 2019
DOI: 10.1109/vlsi-dat.2019.8741869
|View full text |Cite
|
Sign up to set email alerts
|

ATPG and Test Compression for Probabilistic Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…Test compact [15][16] and test compression techniques [17][18][19][20] can be used to reduce the amount of test data and test time. Test compaction technology can reduce the number of test vectors without reducing the fault coverage.…”
Section: Introductionmentioning
confidence: 99%
“…Test compact [15][16] and test compression techniques [17][18][19][20] can be used to reduce the amount of test data and test time. Test compaction technology can reduce the number of test vectors without reducing the fault coverage.…”
Section: Introductionmentioning
confidence: 99%