Assume-guarantee supervisor for concurrent systems

Zulkernine, Mohammad; Seviora, R.E.

doi:10.1109/ipdps.2001.925140

Cited by 10 publications

(7 citation statements)

References 19 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…The theory of AGR is beyond scope here, but details can be found in [8,26]. For the purpose of automation, we have proposed and implemented the automatic generation of assumptions and guarantees for each ETA based on their interface traces, which are then verified individually [10].…”

Section: Formal Verificationmentioning

confidence: 99%

See 1 more Smart Citation

Real-Time Embedded Software Design for Mobile and Ubiquitous Systems

Hsiung¹,

Lin²,

Lin³

2008

J Sign Process Syst Sign Image Video Technol

View full text Add to dashboard Cite

Currently available application frameworks that target at the automatic design of real-time embedded software are poor in integrating functional and non-functional requirements for mobile and ubiquitous systems. In this work, we present the internal architecture and design flow of a newly proposed framework called Verifiable Embedded Real-Time Application Framework (VERTAF), which integrates three techniques namely software component-based reuse, formal synthesis, and formal verification. The proposed architecture for VERTAF is component-based which allows plug-and-play for the scheduler and the verifier. The architecture is also easily extensible because reusable hardware and software design components can be added. Application examples developed using VERTAF demonstrate significantly reduced relative design effort, which shows how high-level reuse of software components combined with automatic synthesis and verification increases design productivity.

show abstract

Section: Formal Verificationmentioning

confidence: 99%

“…J Sign Process Syst (2010) 59:[13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30][31][32] …”

unclassified

Real-Time Embedded Software Design for Mobile and Ubiquitous Systems

Hsiung¹,

Lin²,

Lin³

2008

J Sign Process Syst Sign Image Video Technol

View full text Add to dashboard Cite

show abstract

“…The theory of AGR is beyond scope here, but details can be found in [30,31]. For the purpose of automation, we have proposed and implemented the automatic generation of assumptions and guarantees for each ETA based on their interface traces, which are then verified individually [5].…”

Section: Formal Verificationmentioning

confidence: 99%

Automatic Synthesis and Verification of Real-Time Embedded Software

Hsiung

Lin

2004

Embedded and Ubiquitous Computing

View full text Add to dashboard Cite

Currently available application frameworks that target the automatic design of real-time embedded software are poor in integrating functional and non-functional requirements for mobile and ubiquitous systems. In this work, we present the internal architecture and design flow of a newly proposed framework called Verifiable Embedded Real-Time Application Framework (VERTAF), which integrates three techniques namely software component-based reuse, formal synthesis, and formal verification. Component reuse is based on a formal unified modeling language (UML) real-time embedded object model. Formal synthesis employs quasi-static and quasi-dynamic scheduling with multi-layer portable efficient code generation, which can output either real-time operating systems (RTOS)-specific application code or automatically generated real-time executive with application code. Formal verification integrates a model checker kernel from state graph manipulators (SGM), by adapting it for embedded software. The proposed architecture for VERTAF is component-based which allows plug-and-play for the scheduler and the verifier. The architecture is also easily extensible because reusable hardware and software design components can be added. Application examples developed using VERTAF demonstrate significantly reduced relative design effort as compared to design without VERTAF, which also shows how high-level reuse of software components combined with automatic synthesis and verification increases design productivity.

show abstract

“…As shown in Equation (1), we have extended the rules for applying AGR to invariant checking from [28] by including timing constraints. A system S has an assumption A, a guarantee G, and a Boolean timing constraint T .…”

Section: Assume-guarantee Verificationmentioning

confidence: 99%

“…Only in the recent few years has there been some applications of the AGR technique to real-world systems such as asynchronous systems [1,2], synchronous reactive systems [7,8,18], Tomasulo's algorithm [22], a pipelined implementation of a directory-based coherence protocol in Silicon Graphics Origin 2000 servers [10], a VGI dataflow processor array designed by the Infopad project at U. C. Berkeley [11], pipelined implementation of an ISA architecture [14], audio output interface of a multimedia extension SoC [25], and a software supervisor for a multi-user phone system [28].…”

Section: Introductionmentioning

confidence: 99%

Automating formal modular verification of asynchronous real-time embedded systems

Hsiung

Cheng

16th International Conference on VLSI Design, 2003. Proceedings.

View full text Add to dashboard Cite

Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often flatten out the behavior of a target system before verification. Inherent modularities, either explicit or implicit, functional or structural, are not exploited by these tools and algorithms. In this work, we show how assume-guarantee reasoning (AGR) can be used for such exploitations by integrating AGR into a verification tool. Targeting at realtime embedded systems, we propose procedures to automatically generate assumptions, guarantees, and time constraints, which otherwise require manual efforts and human creativity. Through a complex but comprehensible real-time embedded system example such as a Vehicle Parking Management System (VPMS), we illustrate the feasibility of the AGR approach and the extremely large reduction possible in state-space sizes when AGR is applied. Due to AGR, we also found five errors in the VPMS design using much lesser CPU time and memory space than possible without AGR.

show abstract

Assume-guarantee supervisor for concurrent systems

Abstract: Abstract

Cited by 10 publications

References 19 publications

Real-Time Embedded Software Design for Mobile and Ubiquitous Systems

Real-Time Embedded Software Design for Mobile and Ubiquitous Systems

Automatic Synthesis and Verification of Real-Time Embedded Software

Automating formal modular verification of asynchronous real-time embedded systems

Contact Info

Product

Resources

About