Array-Level Approach to Nonlinear Equalization

Peccarelli, Nicholas; Fulton, Caleb

doi:10.1109/comcas44984.2019.8958304

Cited by 1 publication

(1 citation statement)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Wideband equalization and beamforming are implemented via configurable complex-coefficient FIR filters synthesized using measured channel characterization data, assuming a linear system response. Extensive work in nonlinear equalization [33], [34] and digital predistortion [35], [36] explores techniques for addressing nonlinear system responses. Implementing wideband beamsteering in the digital domain simplifies the calibration landscape significantly as the dispersive effects of the unnecessary analog components (amplifiers, up/downconverters, phase shifters/time delay units (TDUs)) are no longer present.…”

Section: Problem Formulation and Design Ap-proachmentioning

confidence: 99%

Least-Squares Equalizer Demonstrations Using a Full-Digital Bandwidth Sub-Nyquist-Sampled Wideband Beamformer on an RFSoC

Steiner

Yeary

2022

IEEE Trans. Aerosp. Electron. Syst.

View full text Add to dashboard Cite

The radio frequency system-on-a-chip (RFSoC) has recently become a viable candidate for completely replacing traditional analog and digital front ends, facilitating the development of wideband phased-array systems where the modern-day RFSoC takes the comprehensive, dominate role in the architecture of the array. Wideband phased-array systems require high-fidelity compensation techniques capable of correcting imbalanced and dispersive channel effects for effective beamforming. This article provides solutions to these challenges by designing a wideband equalizer for a sub-Nyquist-sampled 1.6-GHz S-band phased-array system implemented on a Xilinx 8channel RFSoC, whose analog-to-digital converters (ADC) operate at 4 gigasamples per second. In brief, an RFSoC is a unique, state-of-theart, highly integrated device that incorporates a field programmable gate array, high-speed ADCs and digital-to-analog converters with a system-on-a-chip architecture on a single monolithic device. By definition, true time delay beamsteering can be implemented digitally via a combination of integer-sample delays and fractional-sample delay finite impulse response filters. By modifying the filter structure of the fractional-sample delay filter bank to support complex Manuscript

show abstract