2012 IEEE AUTOTESTCON Proceedings 2012
DOI: 10.1109/autest.2012.6334550
|View full text |Cite
|
Sign up to set email alerts
|

Arithmetic compaction circuits for mixed-signal systems testing

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…Then, by selecting the degree one polynomial over GF(2 m ), g(y) = y + α (i.e. one stage signature analyzer), the compression process can be represented as [19]:…”
Section: Testing Conceptmentioning
confidence: 99%
“…Then, by selecting the degree one polynomial over GF(2 m ), g(y) = y + α (i.e. one stage signature analyzer), the compression process can be represented as [19]:…”
Section: Testing Conceptmentioning
confidence: 99%