1993
DOI: 10.1109/82.257334
|View full text |Cite
|
Sign up to set email alerts
|

Area efficient VLSI architectures for Huffman coding

Abstract: Absmt--In this paper, we present simple and area efficient VLSI architectures for HufFman coding, an industrial standard proposed by MPEG, JPEG, and others. We use a memory of size O(nlogn) bits to store a HuEman code tree, where n is the number of symbols. This storage scheme supports real-time encoding and decoding. In addition, few simple arithmetic operations are performed on the chip for encoding and decoding. Based on our scheme, we show a design for &bit symbols. The proposed design requires 256 X 9 and… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

1999
1999
2017
2017

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 42 publications
(3 citation statements)
references
References 17 publications
0
3
0
Order By: Relevance
“…Moreover, two images, which are encoded by MPEG2 VLC codewords, are used to perform the comparison in actual applications. Note that both [8] and [9] are memory-based architectures. Assume, under the same working frequency, the throughput of our proposal is about 3.2 times of [9] and 8 times of [8].…”
Section: Performance Evaluationmentioning
confidence: 99%
“…Moreover, two images, which are encoded by MPEG2 VLC codewords, are used to perform the comparison in actual applications. Note that both [8] and [9] are memory-based architectures. Assume, under the same working frequency, the throughput of our proposal is about 3.2 times of [9] and 8 times of [8].…”
Section: Performance Evaluationmentioning
confidence: 99%
“…Therefore, the memory bits required by the various implementations are employed here as a comparison measurement of silicon area. Compared with previous works, which require 256 Ã 9 þ 64 Ã 18 ¼ 3456 bits of memory [4], and 512 Ã 12 ¼ 6144 bits of memory [5] to process 8 bit symbols, the proposed design requires 256 Ã 8 bits of input symbol memory and 73 Ã 10 bits of temporarily available memory, for a total of 2778 bits of memory to process 8 bit symbols. This verifies a substantial decrease in silicon area for the proposed architecture.…”
Section: Introductionmentioning
confidence: 97%
“…It requires a very complex realization structure and also is time consuming. Hardware implementations of popular compression algorithms such as the Huffman coding [11], Lempel-Ziv coding [12], binary arithmetic coding [13], and the Rice algorithm [14] have been reported in the literature. A 12-bit A/D with a simplified Huffman encoder is presented in [15].…”
Section: Introductionmentioning
confidence: 99%