2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020
DOI: 10.1109/isvlsi49217.2020.00071
|View full text |Cite
|
Sign up to set email alerts
|

Area-Efficient Pipelined VLSI Architecture for Polar Decoder

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 21 publications
0
0
0
Order By: Relevance