Proceedings of the 48th Design Automation Conference 2011
DOI: 10.1145/2024724.2024869
|View full text |Cite
|
Sign up to set email alerts
|

Are logic synthesis tools robust?

Abstract: A systematic investigation is presented about the robustness of logic synthesis tools to equivalence-preserving transformations of the input Verilog file. We have developed a framework that: 1) parses Verilog behavioral models into an abstract syntax tree; 2) generates random equivalence-preserving transformations on the syntax tree, and; 3) writes the transformed design back in Verilog format. The original and the transformed Verilog descriptions are then checked for equivalence and synthesized. Results show … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
18
1

Year Published

2014
2014
2015
2015

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(19 citation statements)
references
References 15 publications
(14 reference statements)
0
18
1
Order By: Relevance
“…These heuristics can be influenced by many external aspects and results of different quality can be produced under different circumstances. In this paper we will show an experimental evaluation of several tools, to illustrate that the situation is much more severe than previously reported [2], [3].…”
Section: Introductionmentioning
confidence: 86%
“…These heuristics can be influenced by many external aspects and results of different quality can be produced under different circumstances. In this paper we will show an experimental evaluation of several tools, to illustrate that the situation is much more severe than previously reported [2], [3].…”
Section: Introductionmentioning
confidence: 86%
“…For this reason, a single measurement for one benchmark circuit and one algorithm configuration cannot bring reliable results [29], [30]. Therefore, except of the final experiments, we have conducted 1,000 measurements for each tested circuit and configuration, with the above-mentioned aspects set randomly.…”
Section: Resultsmentioning
confidence: 99%
“…The result quality of most EDA processes based on local heuristics depends on random aspects coming from the input description [41,42]. This issue is discussed and documented in Section 4.1.…”
Section: Resultsmentioning
confidence: 99%
“…More importantly, the two distributions have different mean values, advantageously to the CPDCI. CPDCI also has smaller standard deviation, thus randomness plays a smaller role here, making CPDCI more robust than the standard SATCompress [41]. Nevertheless, the influence of randomness is still crucial (even though reduced in the CPDCI case), and worse results can be obtained by CPDCI accidentally, see Fig.…”
Section: Influence Of Randomness On the Atpg Processmentioning
confidence: 97%
See 1 more Smart Citation