1996
DOI: 10.1007/3-540-61730-2_31
|View full text |Cite
|
Sign up to set email alerts
|

Architectural synthesis techniques for dynamically reconfigurable logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
19
0

Year Published

2000
2000
2000
2000

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 23 publications
(19 citation statements)
references
References 3 publications
0
19
0
Order By: Relevance
“…These include DFGs [40], mixed control data-flow graphs (CDFG) [38], timed decision tables (TDT) [33], and various flavors of graph-based and table-based formalisms sometimes augmented with global flow information such as module call graphs (MCG). Although these representations capture common features such as data and control dependencies among operations [29], they are not able to capture the temporal or functional locality among operations as well as the interconfiguration relationships.…”
Section: The Design Modelmentioning
confidence: 99%
See 4 more Smart Citations
“…These include DFGs [40], mixed control data-flow graphs (CDFG) [38], timed decision tables (TDT) [33], and various flavors of graph-based and table-based formalisms sometimes augmented with global flow information such as module call graphs (MCG). Although these representations capture common features such as data and control dependencies among operations [29], they are not able to capture the temporal or functional locality among operations as well as the interconfiguration relationships.…”
Section: The Design Modelmentioning
confidence: 99%
“…2. Dynamic scheduling: find a schedule and a temporal partitioning for subsequent reconfigurations leading to the shortest execution time (including reconfiguration time) in a given total available area of DR FPGAs [41].…”
Section: The Synthesis Algorithm and The Optimization Strategiesmentioning
confidence: 99%
See 3 more Smart Citations