Application of Boolean algebra to switching circuit design and to error detection

Muller, David E.

doi:10.1109/irepgelc.1954.6499441

Cited by 455 publications

(284 citation statements)

References 0 publications

Supporting

Mentioning

266

Contrasting

Unclassified

Order By: Relevance

“…However, even with binary or AMI coding, baudrate sampling is not ruled out completely, since computer simulations showed that in band-limited systems operating o n lines with gauge 26 bridged taps, the pulse distortion is negligible, and thus, baud rate timing recovery may-be appropriate. 2 The final conclusion on baud rate timing recovery requires a statistical study of the telephone lines deployed in the field, to determine the percentage on which the system can be expected to work properly.…”

Section: W (T -;)= W ( T +; )mentioning

confidence: 99%

Timing Recovery in Digital Subscriber Loops

Agazzi

Tzeng

Messerschmitt

et al. 1985

IEEE Trans. Commun.

View full text Add to dashboard Cite

Abstract-Tradeoffs in the design of the timing recovery functions in a subscriber loop receiver are analyzed. The techniques considered are applicable to both the echo cancellation (EC) and time compression multiplexing (TCM) methods of full duplex transmission. Emphasis is on those techniques that lend themselves to implementation in MOSLSI technology, where the objective requirement is that timing recovery be implemented on a sampled-data signal (with the minimum possible sampling rate where EC is used).The wave difference method (WDM) for timing recovery appears to be the best candidate. A detailed study of its performance is carried out analytically and by computer simulation for the case of binary and alternate mark-inversion (AMI) line coding. A closed form expression describing the binary jitter performance of the WDM and its continuous time counterpart, the spectral line technique, is used to compare the two techniques. Analytical and simulation results for recovered phase and jitter are presented for various cable pulse responses carefully chosen to represent worst-case or nearly worst-case conditions. Two methods for including frequency detection in the WDM, the quadricorrelator and the rotational detector, are also simulated.

show abstract

Section: W (T -;)= W ( T +; )mentioning

confidence: 99%

Timing Recovery in Digital Subscriber Loops

Agazzi

Tzeng

Messerschmitt

et al. 1985

IEEE Trans. Commun.

View full text Add to dashboard Cite

show abstract

“…The rth generalized Hamming weight (GHW) or rth minimum support weight of a linear code C is defined by The RM codes were defined in [32,28] for the binary case and this was generalized to arbitrary q in [7,18,43]. Generalized Hamming weights were introduced in the study [15,24] on the weight distribution of codes over extensions of F q .…”

Section: Introductionmentioning

confidence: 99%

Generalized Hamming weights of q-ary Reed-Muller codes

Heijnen¹,

Pellikaan²

Proceedings of IEEE International Symposium on Information Theory

View full text Add to dashboard Cite

show abstract

“…The Reed-Muller expansion [1,2], which expands logical functions into combinations of and and xor logic, enables us to design 'specific' arithmetic functions with a small number of gates, but it is not suitable for arbitrary arithmetic computation. Pass-transistor logic (PTL) circuits use a small number of transistors for basic logic functions but additional level-restoring circuits are required for every unit [3].…”

Section: Introductionmentioning

confidence: 99%

Design methodologies for compact logic circuits based on collision-based computing

Yamada

Motoike

Asai

et al. 2006

IEICE Electron. Express

View full text Add to dashboard Cite

A method of designing compact multiple-input combinational logic circuits is proposed. We show that i) fundamental logic gates can be constructed by a small number of collision-based fusion gates, ii) multiple-input logic gates are constructed in a systematic manner, iii) the number of transistors in specific logic gates constructed by the proposed method is significantly smaller than that of conventional logic gates.

show abstract

Application of Boolean algebra to switching circuit design and to error detection

Cited by 455 publications

References 0 publications

Timing Recovery in Digital Subscriber Loops

Timing Recovery in Digital Subscriber Loops

Generalized Hamming weights of q-ary Reed-Muller codes

Design methodologies for compact logic circuits based on collision-based computing

Contact Info

Product

Resources

About