2019
DOI: 10.1109/tsp.2019.2903016
|View full text |Cite
|
Sign up to set email alerts
|

Antithetic Dithered 1-Bit Massive MIMO Architecture: Efficient Channel Estimation via Parameter Expansion and PML

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 11 publications
(3 citation statements)
references
References 23 publications
0
3
0
Order By: Relevance
“…Assume that each node is equipped with a random generator (RG) and a quantizer. At time , each RG can provide a zero-mean random dithering [20], [21] with variance . Using , the quantizer can produce a low-resolution multi-bit output , , as shown in Figure 1, where…”
Section: Problem Formulationmentioning
confidence: 99%
“…Assume that each node is equipped with a random generator (RG) and a quantizer. At time , each RG can provide a zero-mean random dithering [20], [21] with variance . Using , the quantizer can produce a low-resolution multi-bit output , , as shown in Figure 1, where…”
Section: Problem Formulationmentioning
confidence: 99%
“…Sampling at high data rates with high resolution ADCs, however, would dramatically increase the overall power consumption and the manufacturing cost of such ADCs [13]. This problem is exacerbated in systems that require multiple ADCs such as large array receivers [14]. An immediate solution to such challenges is to use fewer bits for sampling.…”
Section: Introductionmentioning
confidence: 99%
“…Sampling at high data rates with high resolution ADCs, however, would dramatically increase the overall power consumption and the manufacturing cost of such ADCs [24]. This problem is exacerbated in systems that require multiple ADCs such as large array receivers [25]. An immediate solution to such challenges is to use fewer bits for sampling.…”
Section: Introductionmentioning
confidence: 99%