2017
DOI: 10.48550/arxiv.1710.00551
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Another Flip in the Wall of Rowhammer Defenses

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

1
20
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(22 citation statements)
references
References 0 publications
1
20
0
Order By: Relevance
“…One-location hammering: one-location hammering [11] randomly selects a single address for hammering. It exploits the fact that advanced DRAM controllers employ a more sophisticated policy to optimize performance, preemptively closing accessed rows earlier than necessary.…”
Section: Rowhammer Overviewmentioning
confidence: 99%
See 1 more Smart Citation
“…One-location hammering: one-location hammering [11] randomly selects a single address for hammering. It exploits the fact that advanced DRAM controllers employ a more sophisticated policy to optimize performance, preemptively closing accessed rows earlier than necessary.…”
Section: Rowhammer Overviewmentioning
confidence: 99%
“…As such, the bug can be exploited to break MMU-based domain isolation between different security domains (e.g., user and kernel) without software vulnerabilities, enabling a powerful class of attacks targeting DRAM-based systems. The attacks are so hazardous that they can either gain the privilege escalation [34], [12], [5], [8], [35], [11], [36], [38] or steal the private data [33], [3], [21]. To exploit the bug, all existing rowhammer attacks require access to at least part of an exploitable hammer row (a hammer row is exploitable when part of it is sensitive [21] or its adjacent victim row is sensitive [34] ) as shown in Figure 1.…”
Section: Introductionmentioning
confidence: 99%
“…If not, then it is called single-sided rowhammer. Alternatively, one-location rowhammer [4] forces the memory controller to clear the row buffer and thus only needs to hammer one row. Lastly, to map a virtual address to a DRAM address, Memory Management Unit (MMU) will translate the virtual address to a physical address, which is mapped to a DRAM address by the memory controller.…”
Section: B the Rowhammer Vulnerabilitymentioning
confidence: 99%
“…The virtual to physical mapping can be addressed by either accessing pagemap or forcing hugepage allocation. Clearly, a correct DRAM address mapping helps induce more rowhammer bit flips and thus affects existing rowhammer attacks [14], [2], [10], [4], [1] and rowhammer DRAM PUFs [11] as well as its attack [15].…”
Section: B the Rowhammer Vulnerabilitymentioning
confidence: 99%
See 1 more Smart Citation