2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA) 2020
DOI: 10.1109/etfa46521.2020.9212068
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Time Synchronization for Converged Wired and Wireless Networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
3
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(4 citation statements)
references
References 6 publications
0
3
0
Order By: Relevance
“…Schüngel et al in [7] present a formulation method for error computation in time synchronization mechanisms for TSN and 5G integration. The paper considers a maximum error of 50.5 nanoseconds for propagation delay measurement, and a symmetric 5G link is assumed.…”
Section: Related Researchmentioning
confidence: 99%
“…Schüngel et al in [7] present a formulation method for error computation in time synchronization mechanisms for TSN and 5G integration. The paper considers a maximum error of 50.5 nanoseconds for propagation delay measurement, and a symmetric 5G link is assumed.…”
Section: Related Researchmentioning
confidence: 99%
“…In these instances, an accurate time source is distributed to the network server to ensure that time error is maintained within the required offset bound δ. Similarly to the approach presented in [30][31][32], we conducted hardware experiments to obtain statistical results of time errors, for which the distribution is modeled as a normal distribution:…”
Section: Preliminariesmentioning
confidence: 99%
“…In particular, the IEEE 802.1Qbv Time Aware Shaper (TAS) has received extensive attention as a key tool for achieving a deterministic ULL network service. The TAS operation requires careful planning of the synchronized time cycles [79,85,91] and the gate times that are allocated to the Scheduled Traf ic (ST) and the unscheduled Best-Effort traf ic (BE). The TAS parameter settings specifying the timing characteristics (cycle time, gate slot allocations) are also commonly referred to as the Qbv schedule or the TAS schedule.…”
Section: Motivationmentioning
confidence: 99%