2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) 2011
DOI: 10.1109/mwscas.2011.6026596
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
19
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 24 publications
(19 citation statements)
references
References 16 publications
0
19
0
Order By: Relevance
“…Using a 32-bit implementation, the MLE is found to be 0.1362. While it has been shown that the MLE of such systems decreases with increasing system precision due to lower truncation nonlinearities [26], it remains positive and is thus sufficient to indicate chaos. …”
Section: Chaotic Responsementioning
confidence: 99%
See 1 more Smart Citation
“…Using a 32-bit implementation, the MLE is found to be 0.1362. While it has been shown that the MLE of such systems decreases with increasing system precision due to lower truncation nonlinearities [26], it remains positive and is thus sufficient to indicate chaos. …”
Section: Chaotic Responsementioning
confidence: 99%
“…The Euler approximation is adopted in this work, as it produces the best chaotic response, occupies the lowest area, and provides the highest throughput [24]. The step size is fixed to be h=2 -3 , the highest possible value to provide the greatest nonlinearity [25], resulting in a nonlinear feedback pipeline [26]:…”
Section: Fully Digital Chaos Generator 1 Digital Realizationmentioning
confidence: 99%
“…In particular, multi-scroll chaos generators have been exhaustively studied [9]- [12], wherein the limitations on the dynamic range of analog components and low supply voltages has restricted the number of scrolls that can be realized due to complex circuitry needed for control [13] unless mixed-signal approaches are used [14]. Register transfer level design has been shown to enable reliable and fully digital chaotic oscillators [15]- [17] for direct application in digital systems. Analog limitations are eliminated and repeatability is enabled through ease of register initialization.…”
Section: Introductionmentioning
confidence: 99%
“…However, previous fully digital implementations of the chaotic logistic map had very high hardware requirements [2], [6] and diminished throughput. Jerk-equation based chaotic systems [18] have been digitally implemented and assessed for the effect of bus width and delay elements on the chaotic response [15] and optimized for random number generation [5].…”
Section: Introductionmentioning
confidence: 99%
“…Recently an all digital implementation of differential equation based systems has been introduced [3], [10]. Also a differential equation based multi-scroll system is presented in [11].…”
Section: Introductionmentioning
confidence: 99%