2021
DOI: 10.1016/j.aeue.2020.153578
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of a GaN based PWM AC-AC converter with an improved switch loss model

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

1
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
4

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 18 publications
1
1
0
Order By: Relevance
“…The output voltage has a constant rms value that is the same as the input voltage. The FFT plot of Figure 11c confirms the computed value of the output voltage's THD of Equation (28). Her line frequency harmonic (50 Hz) has significant magnitude, and it is a major cause of the high THD of the output voltage.…”
Section: Simulation Resultssupporting
confidence: 67%
See 1 more Smart Citation
“…The output voltage has a constant rms value that is the same as the input voltage. The FFT plot of Figure 11c confirms the computed value of the output voltage's THD of Equation (28). Her line frequency harmonic (50 Hz) has significant magnitude, and it is a major cause of the high THD of the output voltage.…”
Section: Simulation Resultssupporting
confidence: 67%
“…The instantaneous values of the voltage and current may regard constant as their variation can be ignored at high switching frequencies. The value of switching losses for the existing circuits of [23,25,26] and the proposed topology in Equations ( 41)-( 44) respectively may be realized with the procedure as detailed in [28,29].…”
Section: Comparison With Similar Topologiesmentioning
confidence: 99%
“…Therefore, another local cost function, which is a product of power loss and heatsink volume, is used to select the optimal FET and heatsink pair. Calculating the conduction losses considering the temperature dependent on-state-resistance is straightforward [24]. On the other hand, switching loss calculation of a FET involves several components such as output charge losses (P Qoss ), reverse-recovery losses (P Qrr ), turn-off losses (P off ), body-diode or 3 rd quadrant losses during dead-time (P DT ), I-V overlap losses during turn-on (P IV ), and gate drive losses (P gate ).…”
Section: Selection Of Fetsmentioning
confidence: 99%