2009 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition 2009
DOI: 10.1109/date.2009.5090670
|View full text |Cite
|
Sign up to set email alerts
|

Analog layout synthesis - Recent advances in topological approaches

Abstract: Abstract-This paper gives an overview of some recent advances in topological approaches to analog layout synthesis and in layout-aware analog sizing. The core issue in these approaches is the modeling of layout constraints for an efficient exploration process. This includes fast checking of constraint compliance, reducing the search space, and quickly relating topological encodings to placements. Sequence-pairs, B*-trees, circuit hierarchy and layout templates are described as advantageous means to tackle thes… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
24
0

Year Published

2010
2010
2016
2016

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 31 publications
(24 citation statements)
references
References 23 publications
(41 reference statements)
0
24
0
Order By: Relevance
“…The major topological constraints for analog placement are device matching, device symmetry and device proximity [1], as presented in Fig. 2.1.…”
Section: Layout Constraintsmentioning
confidence: 99%
“…The major topological constraints for analog placement are device matching, device symmetry and device proximity [1], as presented in Fig. 2.1.…”
Section: Layout Constraintsmentioning
confidence: 99%
“…Transistors sizes in diodes and inverters are chosen to achieve (at each i inverter output) the scaling factor two times bigger than at output i − 1. Assuming the smallest factors in both stages as α 11 and β 21 , the factors of stages can be represented by Eq. 9 and the final DAC converter factor by Eq.…”
Section: Configurable Current Mirrormentioning
confidence: 99%
“…The blocks are controlled using W sp and W sm words. Subsequent blocks SWITCHES 11 and SWITCHES 12 are used to connect inputs to nodes. A single switch is composed of a CMOS pair of transistors with short channels (to minimise switch resistance) and a less than twice minimal width (to minimise parasitic capacitance in the routing node).…”
Section: Routing Of Arraymentioning
confidence: 99%
See 1 more Smart Citation
“…Unfortunately the analogue circuit design process is much more difficult than designing digital circuits, takes a lot of time and produces a high risk source of mistakes. More reasons for solutions using analogue circuit automation methods appear in literature [1][2][3]. There is still no method nor a tool which allow to obtain a final ASIC circuit after providing parameters and specifications.…”
Section: Introductionmentioning
confidence: 99%