2020
DOI: 10.1038/s41598-020-63723-z
|View full text |Cite|
|
Sign up to set email alerts
|

Analog Coding in Emerging Memory Systems

Abstract: Exponential growth in data generation and large-scale data science has created an unprecedented need for inexpensive, low-power, low-latency, high-density information storage. This need has motivated significant research into multi-level memory devices that are capable of storing multiple bits of information per device. The memory state of these devices is intrinsically analog. Furthermore, much of the data they will store, along with the subsequent operations on the majority of this data, are all intrinsicall… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 49 publications
0
5
0
Order By: Relevance
“…In addition, it is known that electric and thermal stresses during switching conduction of transistors cause limitations as coding faults when these are operating at higher speeds [12,19]. To improve reliability in digital systems, emergent schemes in recent years are generating renewed interest, whereby continuous growth of neuromorphic computing for bio-inspired data processing and hardware emulation of cellular building blocks are widely explored to perform analog-valued encoding [13]. However, a growing number of building blocks, difficulty to configure arbitrary connections between distant blocks of devices and scaling linearly with the size are some drawbacks in analog schemes.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…In addition, it is known that electric and thermal stresses during switching conduction of transistors cause limitations as coding faults when these are operating at higher speeds [12,19]. To improve reliability in digital systems, emergent schemes in recent years are generating renewed interest, whereby continuous growth of neuromorphic computing for bio-inspired data processing and hardware emulation of cellular building blocks are widely explored to perform analog-valued encoding [13]. However, a growing number of building blocks, difficulty to configure arbitrary connections between distant blocks of devices and scaling linearly with the size are some drawbacks in analog schemes.…”
Section: Discussionmentioning
confidence: 99%
“…Today, analog computing is proposed and studied extensively to be capable of executing easily arithmetic functions at much lower power consumption than digital solutions. An analog scheme can allow versatile conduction modes under a wide range of conditions, which means that continuous time processing will be more beneficial than discrete time processing [12,13]. Thus, seeking ecofriendly alternatives for analog computing within a reduced number of building blocks is of importance.…”
Section: Introductionmentioning
confidence: 99%
“…Our prior work related to the current work are [5,19,20], which considered the problem of storing analog signal with analog memory devices, but without large-scale hardware demonstration. To be specific, [5] characterized the channel capacity of a single analog PCM device and showed a way of storing a Gaussian source with a single-symbol analog coding; [19] disclosed the JSCC concept by simulating grey-scale image storage on idealized modeled PCM devices; [20] stored by experiment one gray-level image onto 1 K-cell analog RRAM array with JSCC scheme.…”
Section: Previous Workmentioning
confidence: 99%
“…Our prior work related to the current work are [5,19,20], which considered the problem of storing analog signal with analog memory devices, but without large-scale hardware demonstration. To be specific, [5] characterized the channel capacity of a single analog PCM device and showed a way of storing a Gaussian source with a single-symbol analog coding; [19] disclosed the JSCC concept by simulating grey-scale image storage on idealized modeled PCM devices; [20] stored by experiment one gray-level image onto 1 K-cell analog RRAM array with JSCC scheme. The current work presents hardware demonstrations of 100 RGB images storage with JSCC scheme on both large scale (1 M-cell) PCM array and large scale (1 M-cell) RRAM array at different compression ratios, statistically analyses of JSCC experimental performance compared with conventional digital storage of images, and comprehensively investigates the impact of both PCM and RRAM device non-idealities on JSCC performance.…”
Section: Previous Workmentioning
confidence: 99%
See 1 more Smart Citation