Analog circuit layout with optimized performance

Abstract

This paper describes an approach to develop a component level use of a layout compiler which results in a circuit layout along with a user specified performance. The methodology is based on sensitivities of the circuit performance with respect to layout interconnect parasitics and recognition rules of various configurations and topologies. The parasitic effects, which are important from an analog layout point of view, are examined as the methods used to minimize them.