2018
DOI: 10.1587/elex.15.20180016
|View full text |Cite
|
Sign up to set email alerts
|

An ultra-low-power 2.4 GHz RF receiver in CMOS 55 nm process

Abstract: This paper presents a 2.4GHz ISM-band wireless receiver suitable for ultra-low-power (ULP) operation. In this design, a sliding-IF receiver architecture is adopted for achieving desired noise performance with low power consumption. Moreover, a new circuit design method is proposed for achieving ULP design. Some low power circuit techniques such as inverter based amplifier, current reuse and sub-threshold biasing techniques are presented in the design. The proposed receiver is designed and fabricated in a stand… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
9
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(9 citation statements)
references
References 11 publications
0
9
0
Order By: Relevance
“…1. A broadband LNA using resistance feedback suppresses the noise from the following stage [18,19]. The current driven passive Mixers (I/Q) as proposed in [20,21] convert the signals down to the baseband.…”
Section: Introductionmentioning
confidence: 99%
“…1. A broadband LNA using resistance feedback suppresses the noise from the following stage [18,19]. The current driven passive Mixers (I/Q) as proposed in [20,21] convert the signals down to the baseband.…”
Section: Introductionmentioning
confidence: 99%
“…But traditional discrete solution is power hungry and bulky due to the size of antennas and batteries [1]. If we can reduce wireless power consumption from mW level [28] to µW [24] level or even nW level, we may be able to find the ultimate solutiona mm-sized single-chip solution with no other external components such as crystals, batteries and antennas. To replace batteries, wireless power transfer technique is demonstrated in [29] and [30].…”
Section: Introductionmentioning
confidence: 99%
“…In this letter, efforts are made to reduce the working current of both gm stage and TIA. In previous works [11,12], complementary structure is used to reuse the biasing current of both NMOS and PMOS transconductance transistors. The effective gm is g mn þ g mp .…”
Section: Introductionmentioning
confidence: 99%