An SVM Scheme for Three-Level Quasi-Switched Boost T-Type Inverter With Enhanced Voltage Gain and Capacitor Voltage Balance

Tran, Vinh-Thanh; Nguyen, Minh-Khai; Do, Duc-Tri; Vinnikov, Dmitri

doi:10.1109/tpel.2021.3071011

Cited by 9 publications

(52 citation statements)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Furthermore, the modulation index reported in [22] is limited and lower than those reported in [9] and [28]. The work in [23] enhanced the voltage gain, reduced the voltage stress on components, and provided a high output voltage quality compared with those in [9], [22], and [28]. However, the CMV magnitude is considerably larger than those reported in previous studies.…”

Section: Introductionmentioning

confidence: 75%

“…The study in [29] achieved the same voltage gain as that in [23] but with a lower CMV amplitude. However, the output voltage quality of the method in [29] was worse than that in [23].…”

Section: Introductionmentioning

confidence: 90%

“…This study used two identical qSB networks connected in a cascade form to generate three-level output voltage feeding to the 3LNPCI. In the new connection of the qSB network, one inductor was removed and feeding by a single DC source was introduced [21]- [23].…”

Section: Introductionmentioning

confidence: 99%

“…However, the CMV magnitude is considerably larger than those reported in previous studies. In [23], the upper-ST (UST) and lower-ST (LST) states were applied to enhance the voltage gain. The study in [29] achieved the same voltage gain as that in [23] but with a lower CMV amplitude.…”

Section: Introductionmentioning

confidence: 99%

“…In [23], the upper-ST (UST) and lower-ST (LST) states were applied to enhance the voltage gain. The study in [29] achieved the same voltage gain as that in [23] but with a lower CMV amplitude. However, the output voltage quality of the method in [29] was worse than that in [23].…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

Space Vector Modulation Method-Based Common Mode Voltage Reduction for Active Impedance-Source T-Type Inverter

Tran

Nguyen

et al. 2022

IEEE Access

Self Cite

View full text Add to dashboard Cite

In recent years, many pulse width modulation techniques have been explored for three-level impedance-source inverters. Among them, a space vector modulation (SVM) technique using upper/lower shoot-through (UST/LST) insertion provides high voltage gain and satisfactory output voltage quality. This paper further introduces a new SVM control method to reduce the magnitude of common-mode voltage (CMV) without affecting the output voltage quality and voltage gain. With this approach, only small vectors with low magnitudes of CMV are adopted to synthesize an output voltage vector. The UST and LST states are also inserted to these small vectors to boost the DC-link voltage in high voltage gain and high modulation index. The comparison of CMVs between this strategy and other schemes is presented to demonstrate the effectiveness of the proposed method. The simulation and experiments are conducted to verify the accuracy of the theory.INDEX TERMS Common-mode voltage reduction, quasi-switched boost inverter, three-level T-type inverter, space vector modulation.

show abstract

Section: Introductionmentioning

confidence: 75%

“…The study in [29] achieved the same voltage gain as that in [23] but with a lower CMV amplitude. However, the output voltage quality of the method in [29] was worse than that in [23].…”

Section: Introductionmentioning

confidence: 90%