An Overview of Multi-Core Network-on-Chip System to Enable Task Parallelization Using Intelligent Adaptive Arbitration

Akhtar, Mohammad Nishat; Azam, Qummare; Almohamad, Tarik Adnan; Mohamad–Saleh, Junita; Bakar, Elmi Abu; Janvekar, Ayub Ahmed

doi:10.1007/978-981-16-0866-7_2

Cited by 1 publication

(1 citation statement)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In theory, all network topologies can be used for Asynchronous on-chip networks, but Asynchronous on-chip networks mostly use tree [5] and mesh [6], topologies. Tree topology is mostly used to connect network nodes with similar functions, similar to traditional multi-master buses, but with better scalability and throughput [7]. The use of tree topology benefits from the efficient arbitration circuit of asynchronous circuits.…”

Section: Structure and Topology Of The Networkmentioning

confidence: 99%

Design and Development of Low Power Clock and Data Recovery Circuit for Asynchronous Network on Chips

Nagalaxmi

Rao²,

P.Chandrasekar

2022

JICS

View full text Add to dashboard Cite

Today, the current buffered router Synchronous Network on Chip architecture consumes significant chip area and power. Therefore, based on biased routing, buffer-less routers have recently been predicted as a possible solution, but they suffer from contiguous port assignments, slow critical paths, and increased latency. Asynchronous Network on Chip architecture emerges as the best option for avoiding glitches and consuming less power. A clock and data recovery circuit is used to recover the clock signal from the router-generated data and reduce power consumption in a Multiprocessor System on Chip. This paper proposes a clock and data recovery circuit design for an asynchronous Network on Chip. The proposed 4x4 Mesh router architecture implemented in this paper can process 64-bit of data samples with a depth of 64. When comparing the proposed architecture with the existing NoC architecture, the proposed architecture has shown a power reduction of 5times. The proposed architecture has consumed a total power of 0.103W.

show abstract

Section: Structure and Topology Of The Networkmentioning

confidence: 99%