2024 IEEE/SICE International Symposium on System Integration (SII) 2024
DOI: 10.1109/sii58957.2024.10417465
|View full text |Cite
|
Sign up to set email alerts
|

An Optimized Vector Digital Signal Processor for 5G Achieving 0.3ms Channel Estimation time for 8RX 100MHz Bandwidth

D.T.T. Trang,
V.V. Nghia,
N.T. Van
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 13 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?