An Open-Source EDA Flow for Asynchronous Logic

Ataei, Samira; Hua, Wenmian; Yang, Yihang; Manohar, Rajit; Lu, Yi-Shan; He, Jun; Maleki, Sepideh; Pingali, Keshav

doi:10.1109/mdat.2021.3051334

Cited by 11 publications

(3 citation statements)

References 35 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed design is described using Communicating Hardware Processes (CHP) and synthesized into Production Rule Set (PRS) for CMOS implementation using Martin's synthesis method (Martin, 1986 ) and the open-source ACT EDA flow for digital asynchronous circuits (Ataei et al, 2021 ). Figure 4 shows a block diagram of the arbiter with passive input communication channels L 1 (Left1), L 2 (Left2), and U (Up) and active output communication channels R (Right) and D (Down).…”

Section: Field-programmable Encodingmentioning

confidence: 99%

Field-programmable encoding for address-event representation

Purohit

Manohar

2022

Front. Neurosci.

Self Cite

View full text Add to dashboard Cite

In conventional frame-based image sensors, every pixel records brightness information and sends this information to a receiver serially in a scanning fashion. This full-frame readout approach suffers from high bandwidth requirements and increased power consumption with the increasing size of the pixel array. Event-based image sensors are gaining popularity for reducing the bandwidth and power requirements by sending only meaningful data in an event-driven approach with the help of address-event representation (AER) communication protocol. However, the event-based readout suffers from increased latency and timing error when the number of pixels with an event increase. In this paper, we introduce a new field-programmable AER (FP-AER) encoding scheme which offers benefits of both frame-based and event-based approaches. The readout design can be configured “in the field” using configuration bits. We also compare the performance of the proposed design against existing AER-based approaches for imaging applications and show that FP-AER performs best in both scanning and event-based readout.

show abstract

Section: Field-programmable Encodingmentioning

confidence: 99%

Field-programmable encoding for address-event representation

Purohit

Manohar

2022

Front. Neurosci.

Self Cite

View full text Add to dashboard Cite

show abstract

“…Asynchronous design has been hindered by the lack of available Electronic Design Automation (EDA) tools, and by the knowledge and training required to efficiently build them. Despite these challenges, there is an ongoing effort to address these issues and make asynchronous design more accessible with a fully open source flow from design description to finished design [9], [10].…”

Section: Introductionmentioning

confidence: 99%

“…The asynchronous community has developed several tools to automate small and large parts of the design flow [9], [11], [12]. However, most have been specific to the needs of a single lab or commercial entity.…”

Section: Introductionmentioning

confidence: 99%

Yak: An Asynchronous Bundled Data Pipeline Description Language

Nielsen,

Su,

Indiveri

2023

2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)

View full text Add to dashboard Cite

The design of asynchronous circuits typically requires a judicious definition of signals and modules, combined with a proper specification of their timing constraints, which can be a complex and error-prone process, using standard Hardware Description Languages (HDLs). In this paper we introduce Yak, a new dataflow description language for asynchronous bundled data circuits. Yak allows designers to generate Verilog and timing constraints automatically, from a textual description of bundled data control flow structures and combinational logic blocks. The timing constraints are generated using the Local Clock Set (LCS) methodology and can be consumed by standard industry tools. Yak includes ergonomic language features such as structured bindings of channels undergoing fork and join operations, named value scope propagation along channels, and channel typing. Here we present Yak's language front-end and compare the automated synthesis and layout results of an example circuit with a manual constraint specification approach.

show abstract