An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic

Abstract

In this paper, an efficient implementation of a 16 bit array hierarchy multiplier using full swing Gate Diffusion Input (GDI) logic is discussed. Hierarchy multiplier is attractive because of its ability to carry the multiplication operation withi one clock cycle. The existing hierarchical multipliers occupy more area and suffer from accumulation delay of base multiplier output bits. These issues can be addressed by incorporating carry select adder based addition and the multiplier implementation using full swing GDI logic. The basic computation blocks involved in the multiplier are AND gate and carry propagate adder. They are implemented with using full swing GDI logic. Due to their reduced transistor count and less power consumption, this multiplier implementation leads to significant improvement compared with the existing implementations. The designed and existing array multipliers are simulated at 45 nm technology model and their power consumption and delay are calculated from the simulation results. It is validated that the proposed hierarchy array multiplier based on full swing GDI logic has 27% less energy consumption than the existing design. The results confirmed that implemented multiplier has shown better performance and can be used for signal and im age processing.

Optimizing of Communications Systems Power Efficiency Considerations: Efficient Implementing Approach of Hamming Codes Utilizing FS-GDI

“…Gate diffusion input (GDI) is a new low power technique using small silicon chip area for digital VLSI design compared to another logic style proposed by Morgenshtein. This approach aimed to improve the power consumption and area as well as propagation time of the logic gates implementing compared to the traditional approaches [33][34][35].…”

“…Problems of the rst GDI cell are solved by Morgenshtein in 2014 through proposing the Full Swing GDI (FS-GDI) based on a single swing Restoration Transistor (SR) as an alternative to another method. The SR transistor ensures full swing operation [35].…”