An Explicit Compact Model for High-Voltage LDMOS

Abstract

In this paper, we present an analytical DC model for high-voltage (HV) LDMOS. The proposed model is based on explicit calculations of surface potential, drift resistance and internal drain voltage. LDMOS characteristics such as trans-conductance sharp peak and quasi-saturation are well captured. The model is robust, efficient and showing good agreement with both numerical and measured data.