1992
DOI: 10.1063/1.351809
|View full text |Cite
|
Sign up to set email alerts
|

An experimental study of the source/drain parasitic resistance effects in amorphous silicon thin film transistors

Abstract: The effect of source/drain (S/D) parasitic resistance has been experimentally investigated for amorphous silicon (a-Si:H) thin film transistors (TFTs). In general, the apparent field effect mobility decreases with decreasing channel length. However, the apparent threshold voltage is relatively constant. This may be attributed to an ohmic parasitic resistance due to the use of ion-implanted n+ S/D regions. Self-consistent results were obtained from both TFTs and from independent test structures for the TFT para… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

5
180
1

Year Published

2003
2003
2016
2016

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 300 publications
(186 citation statements)
references
References 8 publications
5
180
1
Order By: Relevance
“…9,10 This is due to the fact that in shorter channels, a relatively larger fraction of the applied source-drain voltage drops over the parasitic resistance, as compared with the long-channel transistors. To be able to evaluate the performance of the organic semiconductor, a correction for the parasitic resistance, R p ϭR s ϩR d , is required.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…9,10 This is due to the fact that in shorter channels, a relatively larger fraction of the applied source-drain voltage drops over the parasitic resistance, as compared with the long-channel transistors. To be able to evaluate the performance of the organic semiconductor, a correction for the parasitic resistance, R p ϭR s ϩR d , is required.…”
mentioning
confidence: 99%
“…14,15 For experimental evaluation of R p , Kelvin probe force microscopy 8 has been employed. Here, we investigate the scaling behavior of the transistor current 10,16,17 to estimate R p . We plot the total device resistance, R ON ϭV ds /I ds , as a function of the nominal channel length L, for different gate voltages in Fig.…”
mentioning
confidence: 99%
“…3 that the saturation current for the a-IGZO TFT with AZO/Ag/AZO S/D electrodes is 45.5 µA at a bias of V DS =V GS =20V, while the TFT with Ag electrodes shows a drain current of 1.7 10 -3 µA at the same drain and gate bias voltage, indicating that a multilayer electrode greatly increases the driving current by improving the S/D contact. The increased drain current of the a-IGZO TFT with AZO/Ag/AZO multilayer electrodes can be understood in the same manner as the conventional metal oxide-semiconductor transistor structures, which is attributed the reduction of the parasitic contact resistance between the electrode and the channel layer [11]. Furthermore, the output curves of the a-IGZO TFT with Ag electrodes show obvious current crowding at low V DS (< 2.5V), whereas the drain current of the a-IGZO TFT with AZO/Ag/AZO multilayer electrodes shows a steep rise in the low V DS region, which further indicates the low contact resistivity of the AZO/Ag/AZO/IGZO structure.…”
Section: Resultsmentioning
confidence: 79%
“…The total resistance can be calculated by using the equation (1) [9]. (1) where, d is the separation of the electrodes, R contact is the contact resistance between the channel and the S/D electrodes, R total is the total resistance, R sheet is the sheet resistance of the semiconducting layer outside the contact, and W is the fixed electrode width of 250 μm.…”
Section: Resultsmentioning
confidence: 99%
“…The transmission line method (TLM) is used for the evaluation of sheet resistance, contact resistance, and total resistance between the channel and source/drain electrodes [9,10]. Improvement of electrical properties requires low specific contact resistance and good ohmic contact.…”
Section: Introductionmentioning
confidence: 99%