2017 International Conference on Computing, Communication and Automation (ICCCA) 2017
DOI: 10.1109/ccaa.2017.8229877
|View full text |Cite
|
Sign up to set email alerts
|

An enhanced AES algorithm using cascading method on 400 bits key size used in enhancing the safety of next generation internet of things (IOT)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2019
2019
2021
2021

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 13 publications
(7 citation statements)
references
References 1 publication
0
7
0
Order By: Relevance
“…The last related work set in comparison to this paper was published in the ICCCA [15]. In the author's proposal, the efficiency of AES algorithm has been improved via utilizing sequential 200-bit plain text as input and 400 bits as key in cascaded format.…”
Section: Simulation and Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The last related work set in comparison to this paper was published in the ICCCA [15]. In the author's proposal, the efficiency of AES algorithm has been improved via utilizing sequential 200-bit plain text as input and 400 bits as key in cascaded format.…”
Section: Simulation and Resultsmentioning
confidence: 99%
“…However, this enhancement consumes more resources and power. Ritambhara [15], the authors present an enhanced AES algorithm that applies cascading method on a key whose size is 400 bits. For promoting the safety of internet of things' next generation, the article proposes an algorithm that comprises diffusion of AES algorithm.…”
Section: Introductionmentioning
confidence: 99%
“…That said, designing a hardware accelerator for AES that can provide high throughput without large overheads in terms of area and power consumption can be a challenging task. Area-efficient AES accelerators that provide high throughput are highly sought-after intellectual property (IP) blocks for resource-constrained environments (e.g., in embedded systems [21]).…”
Section: B Related Workmentioning
confidence: 99%
“…Cipher block will take plaintext with size 128-bit, 192-bit and 256-bit [38], [47]. Key for encrypting and decrypting is depicted as square matrix of bytes [48], [49]. The algorithm supports 128-bit block and 128-bit key, 192-bit key and 256-bit key.…”
Section: F Aes Alogrithmmentioning
confidence: 99%