18th International Symposium on VLSI Design and Test 2014
DOI: 10.1109/isvdat.2014.6881049
|View full text |Cite
|
Sign up to set email alerts
|

An efficient hardware architecture for stereo disparity estimation

Abstract: This paper presents an architecture for disparity estimation in real time which is designed to be used in a blind navigation assistance system. A highly pipelined hardware prototype has been designed and verified. Sum of Absolute Difference (SAD) algorithm is chosen as the cost function in the proposed architecture. The major design consideration is efficient hardware utilization and high throughput. This system is designed to support video resolutions upto 2048 x 2048 at high frame rates. The performance eval… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 17 publications
(20 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?