An Efficient Differential Full Adder

Abstract

In this chapter, an efficient differential full adder is presented. The circuit is simulated in double pass transistor CMOS at 32nm technology. This fully differential adder contains only 20 transistors which mean that we save 66.66% of the transistors number overhead if we compare the proposed design to the duplication based adder.