The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2013
DOI: 10.5121/ijsea.2013.4209
|View full text |Cite
|
Sign up to set email alerts
|

An Effective Verification and Validation Strategy for Safety-Critical Embedded Systems

Abstract: This paper presents the best practices to carry out the verification and validation (V&V) for a safetycritical embedded system, part of a larger system-of-systems. The paper talks about the effectiveness of this strategy from performance and time schedule requirement of a project. The best practices employed for the V &Vis a modification of the conventional V&V approach. The proposed approach is iterative which introduces new testing methodologies apart from the conventional testing methodologies, an effective… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Conventional V&V approaches for safety-critical systems are testing and model checking (Kim and Kim, 2012). Testing is to use test cases to test the embedded system until it is assumed that all failures have been detected and all tests generated have been passed (Nanda and Jayanthi, 2013). Model checking is more through than testing, using an exhaustive search of the system state space to trace logical errors in the specifications (Hsiung et al, 2007).…”
Section: Introductionmentioning
confidence: 99%
“…Conventional V&V approaches for safety-critical systems are testing and model checking (Kim and Kim, 2012). Testing is to use test cases to test the embedded system until it is assumed that all failures have been detected and all tests generated have been passed (Nanda and Jayanthi, 2013). Model checking is more through than testing, using an exhaustive search of the system state space to trace logical errors in the specifications (Hsiung et al, 2007).…”
Section: Introductionmentioning
confidence: 99%