An ECDSA Processor for RFID Authentication

Hutter, Michael; Feldhofer, Martin; Plos, Thomas

doi:10.1007/978-3-642-16822-2_16

Cited by 34 publications

(28 citation statements)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For ECDSA signature generation, our processor needs 15,387 GEs which outperforms existing solutions in terms of area, power, and speed [13,18,34,35]. Signature verification can be realized using a chip area of 16,005 GEs.…”

Section: Results For Higher-level Protocol Implementationsmentioning

confidence: 99%

A Hardware Processor Supporting Elliptic Curve Cryptography for Less than 9 kGEs

Wenger

Hutter

2011

Smart Card Research and Advanced Applications

Self Cite

View full text Add to dashboard Cite

Abstract. Elliptic Curve Cryptography (ECC) based processors have gained large attention in the context of embedded-system design due to their ability of efficient implementation. In this paper, we present a lowresource processor that supports ECC operations for less than 9 kGEs. We base our design on an optimized 16-bit microcontroller that provides high flexibility and scalability for various applications. The design allows the use of an optimized RAM-macro block and reduces the complexity by sharing various resources of the controller and the datapath. Our results improves the state of the art in low-resource F 2 163 ECC implementations (14 % less area needed compared to the best solution reported). The total size of the processor is 8,958 GEs for a 0.13 µm CMOS technology and needs 285 kcycles for a point multiplication. It shows that the proposed solution is well suitable for low-power designs by providing a power consumption of only 3.2 µW at 100 kHz.

show abstract

Section: Results For Higher-level Protocol Implementationsmentioning

confidence: 99%

A Hardware Processor Supporting Elliptic Curve Cryptography for Less than 9 kGEs

Wenger

Hutter

2011

Smart Card Research and Advanced Applications

Self Cite

View full text Add to dashboard Cite

show abstract

“…suggested frequency results in a reasonable performance for RFID applications while reducing power consumption.The paper presents a 192-bit elliptic curve digital signature algorithm process that allows entity and message authentication by digitally signing the challenges from the reader.The proposed architecture enhances the state of art in designing low resource ECDSA-enabled RFID.A tiny microcontroller used to provide protocol stability and re-use of common algorithms [7].…”

Section: Related Work and Contributionsmentioning

confidence: 99%

Elliptical Curve Digital Signatures Algorithm

Prajna¹

2015

IJRITCC

View full text Add to dashboard Cite

Abstract-Elliptical digital signatures algorithm provides security services for resource constrained embedded devices. The ECDSA level security can be enhanced by several parameters as parameter key size and the security level of ECDSA elementary modules such as hash function, elliptic curve point multiplication on koblitz curve which is used to compute public key and a pseudo-random generator which generates key pair generation. This paper describes novel security approach on authentication schemes as a modification of ECDSA scheme.This paper provides a comprehensive survey of recent developments on elliptic curve digital signatures approaches. The survey of ECDSA involves major issues like security of cryptosystem, RFID-tag authentication, Montgomery multiplication over binary fields, Scaling techniques, Signature generation ,signature verification, point addition and point doubling of the different coordinate system and classification.Index terms-Random generator, secure hash algorithm, Elliptic Curve digital signature algorithm. Koblitz curves, FPGA and cryptography.

show abstract

“…Hence we implement the Schnorr protocol using 192-bit ECC over prime fields which offers higher security compared with 1024-bit RSA. Highly efficient ECC and ECDSA implementations for contrained environments can be found in [28] [29]. However, in this work, we present two new designs which are optimized both for area and timing suited for integration with the standard JTAG.…”

Section: Implementation Of the Ecc Processormentioning

confidence: 99%

“…The area requirement in our designs can be reduced further by making use of a tiny custom microcontroller with an Instruction Set Extension (ISE), as in [28]. Here only the top-level ECDSA commands are managed with a processor.…”

Section: Area Overheadmentioning

confidence: 99%

“…There are of course much more compact implementations available in the literature, for instance, the 192-bit ECDSA implementation in [28] employing the same NIST recommended curve as in our case requires only 19.1 KGEs (thus consuming 23.5% less than the approach in [12]) and 859,188 cycles in total for the combined operations of ECDSA, Hash and Random number generation required for the protocol execution. Similarly the most area efficient 163-bit ECC implementation in [29] consumes only 12.5 KGEs (thus taking around 49.98% less area than [12]) and 275,816 cycles for one Elliptic Curve scalar multiplication.…”

Section: Area Overheadmentioning

confidence: 99%

See 1 more Smart Citation

Secure JTAG Implementation Using Schnorr Protocol

et al. 2013

View full text Add to dashboard Cite

Abstract.The standard IEEE 1149.1 (Test Access Port and Boundary-Scan Architecture, also known as JTAG port) provides a useful interface for embedded systems development, debug, and test. In an 1149.1-compatible integrated circuit, the JTAG port allows the circuit to be easily accessed from the external world, and even to control and observe the internal scan chains of the circuit. However, the JTAG port can be also exploited by attackers to mount several cryptographic attacks. In this paper we propose a novel architecture that implements a secure JTAG interface. Our JTAG scheme allows for mutual authentication between the device and the tester. In contrast to previous work, our scheme uses provably secure asymmetric-key based authentication and verification protocols. The complete scheme is implemented in hardware and integrated with the standard JTAG interface. Detailed area and timing results are also presented.

show abstract

An ECDSA Processor for RFID Authentication

Cited by 34 publications

References 17 publications

A Hardware Processor Supporting Elliptic Curve Cryptography for Less than 9 kGEs

A Hardware Processor Supporting Elliptic Curve Cryptography for Less than 9 kGEs

Elliptical Curve Digital Signatures Algorithm

Secure JTAG Implementation Using Schnorr Protocol

Contact Info

Product

Resources

About